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Summary
Graphics-intensive computer games are now widely available on a variety of portable
devices ranging from laptops to PDAs and mobile phones. Battery life has been a major
concern in the design of both the hardware and the software for such devices. Towards
this, dynamic voltage scaling (DVS) has emerged as a powerful technique. However,
the showcase applications for DVS algorithms so far have largely been video decoding
where the workload associated with processing different frames can vary significantly.
It is unclear if DVS algorithms can be applied to games due to their interactive (and
hence highly unpredictable) nature. Motivated by the existing work in video decoding
applications and the increasing availability of game applications on portable devices,
this thesis addresses the problem of power-aware gaming on portable devices, which to
the best of our knowledge has not been studied before.
In this thesis, we investigate the workload characteristics of game applications and
observe that interactive game applications exhibit sufficient workload variations, thereby,
are highly amenable to DVS techniques. Specifically, we have two key observations for
game applications, as illustrated in the following.
• Unlike video frames, game frames cannot be buffered due to the interactive
nature, while buffering is exploited in many known DVS algorithms.
• Game frames offer more ”structure” information than video frames (which only
contain the I, B, or P frame-type information). More specifically, the workload
associated with processing a game frame depends on the contents of the frame,
or the constituent objects, which can be easily determined by parsing the frame.
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Based on the above observations, we study several issues regarding the power-aware
gaming on portable devices in the thesis. The relevant contributions are listed below.
1. Whereas video frames can be buffered, buffering is not possible in game applica-
tions. As a result, many control-theoretic mechanisms designed for video decod-
ing applications by employing queue capabilities as the feedback in their control
systems are not applicable to game applications. We design a DVS scheme by
exploiting control-theoretic feedback mechanisms, which have not yet been ex-
plored in the context of games. In our control theory-based DVS scheme, the
prediction error between the predicted and the actual game workload is fed back
to the controller and used to regulate the workload prediction for next frame. This
control theory-based DVS scheme performs better in terms of power saving and
output quality than the known history-based schemes for game applications.
2. As we observe that the workload prediction for game applications should not
merely rely on the processing time of previous frames. More specifically, the
”structure” information of constituting objects in game frames can be exploited
to predict their workload. Towards this, we design a novel frame structure-based
DVS scheme for game applications by parsing a frame, prior to it being actually
processed. The obtained structure of the frame is then used to estimate the frame’s
processing workload.
3. Furthermore, we observe that the game workload exhibits different degrees of
variabilities. For game plays where the frame workload exhibits sufficient vari-
ability, our frame structure-based prediction scheme works well (and outperforms
control-theoretic prediction schemes). However, for the frames with relatively
constant rendering workload, the proposed control-theoretic prediction schemes
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happen to perform better. To take advantage of both these schemes, we propose
a hybrid DVS scheme by switching between the two schemes based on their rel-
ative performance.
In summary, the above issues are concerned with three general problems related
to power management for interactive 3D games on portable devices. Is the workload
associated with game applications sufficiently variable so that DVS algorithms achieve
significant power savings? How can the workload of game applications be predicted ac-
curately so that they become amenable to DVS? How to design efficient DVS algorithms
that can offer sufficient control over energy savings versus game quality tradeoffs? The
results corresponding to these problems that are presented in this thesis demonstrate that
our proposed schemes provide effective power management techniques for graphics-
intensive 3D game applications on portable devices.
x
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Computer games have recently experienced a sharp increase in popularity and have
attracted considerable attention in both the industry and academia. They are driving a
number of innovations in areas ranging from graphics hardware and high performance
computer architecture to networking and software engineering. Although most of the
graphics-rich games are still largely played on high-performance desktops, over the
last couple of years, a number of games are also available on portable devices such
as Personal Digital Assistants (PDA) (e.g www.doompda.com) and cellular phones.
Playing games on portable devices running on battery brings more mobility to life.
Since such devices are becoming increasingly popular and powerful, we believe that
this trend will certainly continue in the coming years.
Energy efficiency is one of the most critical issues in the design of such battery-
powered portable devices. These portable devices are usually facilitated with dynamic
voltage and frequency-scalable processors. The availability of such processors on portable
devices has led to power management schemes based on DVS algorithms. Since the
power dissipated per cycle with CMOS circuity scales quadratically to the supply volt-
age and linearly to the frequency (P ∝ f · V 2), DVS can potentially provide a very
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large power saving through voltage and frequency scaling. DVS algorithms have been
shown to be useful to reduce power consumption for a variety of application scenarios,
such as audio [7] and digital signal processing applications [8].
Specifically, over the last few years, such algorithms have been very successfully
applied to video encoding/decoding applications which are also computationally ex-
pensive and where the workload associated with processing different frames can vary
significantly (for example, see [1, 11, 26, 56]). The basic principle behind most of
these algorithms is to predict the workload associated with processing a video frame
from the workloads of the previously decoded frames. The voltage/frequency of the
underlying processor is then scaled based on such history-based workload predictions.
This basic scheme has also been refined using control-theoretic feedback mechanisms,
where previous prediction errors are taken into account while estimating the workload
of a current frame [32, 41, 53, 54].
The main differences between games and video decoding applications stem from
(i) the interactive nature of games, (ii) unlike video frames, game frames cannot be
buffered (buffering is exploited in many DVS algorithms [27, 53, 54]), (iii) game
frames are more ”structured” than video frames (which only contain the I, B, or P
frame-type information). More specifically, the workload associated with processing
a game frame depends on the contents of the frame, or the constituent objects, which
can be easily determined by parsing the frame. Similar conclusions were also arrived at
[36, 37] for workload characterization of a 3D graphics processing pipeline.
Although DVS algorithms have been extensively applied to video encoding/decoding
applications (which have almost attained the status of the dining philosophers problem
in this domain) [38, 55, 56], their use in graphics-intensive games has not been suffi-
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ciently explored so far. Motivated by the abovementioned line of work and the increas-
ing availability of game applications on portable devices, this thesis addresses the issue
of power management for interactive games. In the thesis, we investigate the workload
characteristics of game applications. The sufficient workload variations indicate that
the interactive game applications are highly amenable to DVS techniques. However,
existing control theory-based DVS schemes from video applications employ queue ca-
pabilities as the feedback in their control systems. As we know, there is no buffering
in game applications. Therefore, these control-theoretic feedback schemes exploiting
queue capabilities are not applicable to game applications. In this thesis, we design a
novel control theory-based workload predictor in DVS scheme for game applications.
Further, based on one of our key observations that game frames offer more ”struc-
tures” than video frames, we present an innovative DVS scheme for game applications
by exploiting frame structure. The emergence of different degrees of variabilities in
game workload motivates our hybrid DVS scheme by combining the frame structure
and the control theory techniques for game applications. All the above mentioned DVS
schemes are evaluated on a laptop and a PDA, with simulation setting, real platforms
such as Windows and Windows Mobile.
Before elaborating on our work in the thesis, we would like to introduce the design
of a game engine, which is the reusable core of a game application. By adding details
(which are often referred to as ”assets”) like models, animation, sound and story to a
game engine, a (concrete) game is derived.
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1.1 Anatomy of a Game Engine
A game engine runs in an infinite loop, where the body of this loop consists of tasks
responsible for processing a single frame. This loop body is shown in Figure 1.1. Here
Event denotes the user inputs or interactions with the game, which along with the cur-
rent state of the game is used to generate the next frame to be displayed. This involves
two sequential steps—computing and rendering—which we describe below. A more
detailed discussion may be found in [6, 50].
The computing step comprises tasks such as collision detection, AI, simulation of
game physics and particle systems. Collision detection includes algorithms for check-
ing collisions between the different objects and characters in the game. Such algorithms
compute intersections between two given solids, their trajectories as they move, impact
times during a collision and their impact points. In some engines, the AI tasks deter-
mine the movement of the characters in the game. Game physics incorporates physical
laws into the game engine so that different effects (e.g. collisions) appear more realistic
to a player. Typically, simulation physics is only a close approximation of real physics,
and computation is performed using discrete rather than continuous values. Finally, a
particle system model allows a variety of other physical phenomenon to be simulated.
These include smoke, moving water, blood, explosions and gun fires. The number of
particles that may be simulated is typically restricted by the computing power of the
machine on which the game is being played.
The rendering step involves algorithms to generate an image (or a frame) from a
model, which is then displayed as shown in Figure 1.1. In this case, the model is
typically a description of several three dimensional objects using a predefined language











Figure 1.1: Frame processing in a game application.
In the case of 3D graphics, rendering may be done offline, as in pre-rendering, or in
real time. Pre-rendering is a computationally intensive process that is typically used for
movie creation, while real-time rendering is commonly done in 3D computer games,
which often relies on the use of a specialized processor called a Graphics Processing
Unit (GPU).
The rendering step involves two stages: geometry stage and rasterization stage.
Each stage is pipelined as shown in Figure 1.2. The geometry stage performs per-
vertex operations such as vertices transformation of solid objects to the screen space,
lighting, texture coordinates generation and deletion of invisible pixels by clipping.
The processed vertices are assembled into primitives and sent to the rasterization stage.
The rasterization performs per-pixel operations, from simple operations such as writing
color values into the frame buffer, to more complex operations such as texture mapping,
depth buffering and alpha blending. The outcome of these steps is the transformation
of 3D data onto 2D screen.
The first step in the rasterization is to decide whether a pixel is to be rendered or
not. To determine whether a pixel is within a triangle, the most popular of algorithm is
the scanline algorithm 1. Scanline rendering is an algorithm for visible surface determi-
nation, which works on a row-by-row basis. Firstly, all of the polygons to be rendered
1http://en.wikipedia.org/wiki/Scanline algorithm
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are sorted according to their top y coordinates. Secondly, by using the intersection of
a scan line with the polygon on the top of the sorted list, each row of the polygon is
computed.
To determine whether a pixel is occluded or blocked by another pixel, a z buffer is
used to ensure that the pixels close to the viewer are not overwritten by pixels far away.
The z buffer is a 2D array corresponding to the image plane which stores a depth value
for each pixel. Whenever a pixel is drawn, it updates the z buffer with its depth value.
Any new pixel need check its depth value against the z buffer value before it is drawn.
Next, the rasterization need find out a pixel’s color, texture and shading information.
A texture map is a bitmap that is applied to a triangle to define its look. Each vertex
of a triangle is associated with a texture color information and a texture coordinate
(u, v) in 2D space. Whenever a pixel on a triangle is rendered, the corresponding texel
2 (the texture is represented by arrays of texels) in the texture must be found. This is
extrapolated from the distance between the triangle’s vertices and the rendered pixel.
Lighting effect on the pixel is taken into account to determine its resultant color.
Generally, there are three types of lighting effects [2], i.e. directional lights, point
lights and spotlights. Directional lights come from a single direction and have the same
intensity throughout the entire scene. Point lights are the lights with a definite position
in space and radiate light evenly in all directions. The point lights in real life experience
quadratic attenuation in the intensity of light incident on objects farther away. Spotlights
are the lights with a definite point in space, a direction, and an angle defining the cone
of the spotlight.
The last step in the rasterization is shading [2]. The shading algorithm accounts for
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Figure 1.2: The diagram of rendering pipeline.
cident direction of light. The fastest algorithm is flat shading, in which all pixels on any
given triangles are assigned with a constant lighting value. There is other algorithm –
Gouraud shading, which separately shades vertices and interpolates the lighting values
for the rendered pixels. The slowest and most realistic approach is Phong shading, in
which the lighting value for each pixel is computed individually, by performing bilinear
interpolation of the normal vectors.
Rendering is computationally expensive and occupies a significant fraction of the
total processing time of a frame. The most significant component of the rendering task
involves the rasterization stage.
In the next section, we explore the possibility of lowering the frame-rate of a game,
thereby reducing its processing workload. This reduction would enable the game ap-
plication to run at a constant, but lower processor frequency, thereby reducing power
consumption. Although this approach would be a competing approach to DVS, we
discuss what are its disadvantages and why dynamically changing the processor’s volt-
age/frequency might be better in the case of games.
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1.2 A First Cut: Reducing Frame Rates
A rule of thumb in game design is that users prefer high frame rates. As a result, most
game applications are designed to maximize frame rates without any consideration to-
wards resource usage or power consumption. The loop described in Section 1.1 there-
fore runs at the maximum possible rate and fully utilizes the available CPU bandwidth.
We measure the CPU usage of Quake II running on an IBM laptop using Intel VTune
Analyzer 7.2 3 and notice that it occupies 95% of the CPU bandwidth on an average as
shown in Figure 1.3, all through 60 second. However, the frame rate varies over time






















 Frame resolution = 1024x768 pixels
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Figure 1.3: Quake II occupies 95% CPU bandwidth.
A recent study [12] on the effects of frame rates and resolution in First Person
Shooter games concluded that although frame rates have a significant impact on the
perceived quality-of-service, for most parts of a game very high frame rates are not
required. More specifically, the resulting frame rate when a game application fully
utilizes the CPU bandwidth might be unnecessarily high. As a result, a natural question
that comes up is: Why not run the game at a constant (but lower) frequency?
It turns out that this is not a good strategy, because the variation in the number of
3http://www.intel.com/cd/software/products/asmo-na/eng/vtune/vpa/index.htm
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processor cycles required to process different frames is considerably high, as we show
in Chapter 4. While running the CPU at a constant but lower frequency would reduce
the overall frame rate, the rate might drop below the tolerable range when rendering
complex scenes. Before we present the results supporting this observation, let us briefly
outline the experimental setup that we use throughout this thesis.
1.2.1 Experiments
We conducted all our experiments on an IBM laptop with a 1400 MHz Intel Mobile
Processor built with SpeedstepTM technology, and an ATI RadeonTM Mobility Video
card. The CPU supports five different frequency operating points: 1400, 1200, 1000,
800 and 600 MHz. All our results are based on the ”vanilla” Quake II, version 3.21,
whose source code is instrumented and compiled to run on Windows XP.
To ensure that the game is not preempted by other processes, we ran it with the
highest priority and rendered the game with the ”software” option. The ”software” op-
tion disables the use of the GPU, causing the 3D functions to be executed on the CPU.
This option uses DirectDraw to draw the pixels on the screen. Sounds are disabled dur-
ing measurements, as our initial results show that the workload in loading and playing
audio during games is negligible (approximately 1.8% of the total workload). All the
processor cycle measurements are carried out using RDTSC (read time-stamp counter)
instruction. We choose to use a software-only renderer as many battery-powered per-
sonal mobile devices such as (low-end) laptops, PDAs and mobile phones do not sup-
port GPUs yet. As investigated, a wide range of available PDAs do not provide hard-
ware accelerators for graphical tasks 4, and we believe the market will continue for
some time. In the future, it might be more PDAs and mobile phones facilitated with
4http://www.brighthand.com/best pdas/default.asp?display=mostpopular
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GPUs. However, the power management techniques that will be supported by GPUs is
not clear at this stage. In conclusion, our proposed techniques hold today for most of
PDAs and they could be applied to future portable devices as well.
To ensure reproducibility, instead of actually playing the game, we replayed pre-
recorded demo files in Quake II. The game resolution is set to 1024×768, running
in full-screen mode. While replaying demos allows us and the research community
to repeat our experiments, the workload measured is slightly lower than the workload
incurred by games played in real-time. The difference arises from the fact that, the
demo has certain pre-recorded states (such as position of objects in each frame and
input from users) and therefore these states are not computed again during playback.
Our experiments suggest that this computation accounts for approximately 3% of the
total workload of the game.
For power measurements, we removed the battery from the laptop and connected it
to the external power supply using an AC power adapter. We then tapped the cable lead-
ing from the power adapter to the laptop using special probes connected to a National
Instruments PXI-4071 71
2
-digit Digital Multimeter which measure the instantaneous
current and voltage drawn by the laptop.
Figure 1.4 shows an excerpt of how the instantaneous frame rate varies with time
for replaying the default Quake II demo with the processor frequency set to the five
supportive levels. We measured the instantaneous frame rate as the reciprocal of the
frame processing time. Note that with 1400 MHz, the frame rate varies between ap-
proximately 35 and 95 frames per second (fps). With 600 MHz, the frame rate varies
roughly between 5 and 55 fps. With frequencies set to five levels between 600 and
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Figure 1.5: Average power consumption for different processor frequencies.
of 95 fps is much higher than necessary [12]. On the other hand, if we run the processor
at a constant frequency of 600 MHz, we achieve undesirably low frame rates on certain
frames exhibiting complex scenes. The average power consumptions corresponding to
the five frequency values supported by our laptop with the game running on it are shown
in Figure 1.5. We observe that the power consumption decreases correspondingly to the
frequency. We computed these values by recording the instantaneous current c(t) and
voltage v(t) drawn by the laptop every 5 ms, and calculating the power consumption
over a duration of length T as
∑T
t=0(c(t)v(t)δt)/T , where δt is the sampling interval
(5 ms). Note that these values correspond to the total system power consumption and
not the power consumed by the processor alone.
The first attempt to reduce frame rates by running a processor at a lower but constant
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level leads to lower frame rates on certain frames with large game workload demands,
albeit it reduces power consumption. On the other hand, this constant frequency scal-
ing results in unnecessarily higher frame rates on certain frames with small workload
demands. In contrast, dynamically scaling frequency to match required game workload
could guarantee better frame rates with more power saving than the naive constant fre-
quency scaling. In the thesis, we study the following three problems related to the issue
of power management for interactive 3D games on portable devices.
• Is the workload associated with game applications sufficiently variable so that DVS
algorithms achieve significant power savings?
The unpredictable interaction from game players incurs different game workload as-
sociated with variable constituent objects. From first point of view, it is unclear whether
game applications are amenable to DVS or not. In this thesis, we show using detailed
experiments that interactive games are highly amenable to DVS. We elaborate on this
issue in Section 1.3.1.
• How can the workload of game applications be predicted accurately so that they
become amenable to DVS?
As explained above, the nature of game applications is very different from video
decoding applications, our finings of game workload in the first problem lead to a num-
ber of innovative DVS algorithms targeted towards game applications, exactly as video
decoding applications have motivated a variety of schemes for DVS. In this thesis, we
present three innovative DVS schemes towards interactive games. Section 1.3.2, 1.3.3
and 1.3.4 explain our proposed DVS algorithms in detail. To the best of our knowledge,
it is the first time that DVS techniques have been applied to games.
• How to design efficient DVS algorithms that can offer sufficient control over energy
savings versus game quality tradeoffs?
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We are concerned with several critical issues regarding hardware and system, in
the implementation of proposed DVS algorithms on multiple platforms. Section 1.3.5
elaborates our design of the mechanisms to address such issues and validates our design
on multiple real platforms (e.g. laptops, PDAs).
1.3 Thesis Contributions
We designed power management techniques for graphics-interactive 3D games on portable
devices. The results derived from different platforms show the consistently superior per-
formance of our schemes, compared with known DVS algorithms designed for video
decoding applications. Parts of work reported in the thesis have been published in
[23, 19, 20, 22, 21].
1.3.1 DVS for Game Applications
We initiated a study of applying DVS technique for game applications in [23]. By
carrying out detailed experiments using an open source, popular Fist Person Shooter
game called Quake II, we observed that game applications exhibit sufficient variability
in their workload to meaningfully exploit DVS schemes for power savings. Moreover,
our investigation offers the possibility of developing DVS algorithms that better exploit
the characteristics of game applications (compared to those that have been developed
for video decoding applications).
1.3.2 A Control Theory-based DVS Scheme
One of the primary differences between video processing and game applications is the
interactive nature of games. Whereas video frames can be buffered, buffering is not
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possible in game applications where the content of a frame is dependent on the user
input. As a result, many of the control-theoretic feedback mechanisms that were devel-
oped for predicting the workload of video processing applications (e.g. see [53, 54])
cannot be applied to games.
We investigated the use of such control-theoretic feedback mechanisms for dynamic
voltage scaling for interactive 3D game applications in [20]. Such mechanisms have
not yet been explored in the context of games, and more importantly, the buffer-centric
approaches for workload prediction cannot be applied in this context.
We used a proportional-integral-derivative (PID) controller to predict the process-
ing workload of a game frame. Following standard control theory terminology [28],
the predicted processing workload of a frame was set as the measured variable and
the actual workload (obtained after rendering the frame) was considered to be the set
point. The resulting prediction error (i.e. the difference between the predicted and the
actual workload) was fed back to the PID controller and was used for predicting the
workload of the next frame. The predicted frame workload was taken to decide the
voltage/frequency level of the processor.
The tunable parameters in the PID controller could be manually adjusted towards
specific applications or automatically selected by available softwares. This scheme
has negligible computational overhead, owing to the discrete formulation of the PID
controller.
1.3.3 A DVS Scheme by Exploiting Frame Structure
Furthermore, we observed that the nature of game workload is very different from those
arising from video decoding applications in [23], which motives the need for different
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DVS schemes compared to the ones traditionally used for video decoding. In the case
of game applications, the frames contain ”structure” which can be exploited to predict
their workload or processor cycle requirements. While processing a frame, the work-
load depends heavily on the scene that the frame is depicting. More specifically, the
workload depends on the content of the frame or the constituting objects that need to be
processed.
Towards this, we designed a more efficient DVS algorithm for game applications by
exploiting the ”structure” information (e.g. number of brush and alias models, textures
and light maps information, number of particles) of game frames in [22]. By parsing
a frame, prior to it being actually processed, the structure of the frame, or the consti-
tuting objects that need to be processed is efficiently obtained, which is then used to
estimate the frame’s processing workload. The predicted frame workload is used to
decide whether the voltage/frequency of the processor should be scaled or not.
Compared with the control theory-based DVS scheme, this scheme incurs more
computational overhead due to the parsing of game frames. However, this scheme could
be extended and generalized to other game applications without losing the accuracy of
workload prediction.
1.3.4 A Hybrid DVS Scheme
We observed that our frame structure-based prediction scheme works well (and outper-
forms control-theoretic prediction schemes) for game plays where the frame workload
exhibits sufficient variability. However, for the frames with relatively constant rendering
workload, the proposed control-theoretic prediction schemes happen to perform better.
To take advantage of both these schemes, we proposed a hybrid workload prediction
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scheme in [21], where we kept on switching between the two schemes based on their
relative performance.
The hybrid prediction scheme combines two different techniques: (i) adjusting
workload prediction by control-theoretical feedback mechanism, and (ii) analyzing the
graphical objects in the current game scene by parsing the corresponding frame.
We evaluated the performance of the proposed control-theoretic DVS scheme, the
frame structure-based DVS scheme and the hybrid DVS scheme by comparing with
the known history-based DVS algorithms for interactive games. Our results derived
from different platforms consistently show that there are significant improvements of
our proposed DVS schemes, based on the data from the full-blown Quake games. The
hybrid DVS scheme achieves the best performance in power saving and output quality;
and its prediction overhead is within a feasible region.
1.3.5 Implementation on Multiple Platforms
In this thesis, we are concerned with frequency mapping and frequency transition over-
head on the performance of DVS algorithms.
A number of previously-proposed algorithms for DVS have assumed the processor’s
frequency range to be continuous (e.g. see [32]). However, most voltage/frequency-
scalable processors only support a fixed number of discrete frequency levels. Hence, in
the thesis we assume that only a fixed number of frequency levels are available and the
computed optimum frequency is mapped onto the next available higher frequency level.
Such a conservative mapping satisfies the workload demands of the game application,
at the cost of less than ideal energy savings. However, we also conduct simulations
where we assume that the processor’s frequency is continuously scalable.
Frequency switching of a processor is associated with an overhead which depends
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on the processor’s microarchitecture as well as the OS running on top of it. Our ex-
perimental results suggest that for the same processor, this overhead is higher in Win-
dows XP compared to Linux. The average transition overhead in Windows XP running
on an Intel Pentium Mobile processor is 20 million cycles, i.e., the overhead is 14 mil-
liseconds with the operating frequency set to 1400 MHz.
Hence, to skip unnecessary frequency switches, we use a lazy transition mechanism.
Instead of immediately switching the processor frequency whenever the predicted work-
load of a game frame changes, we defer the switch to the immediate next frame.
Apart from the evaluation of our proposed DVS schemes on a configurable simula-
tion platform, we conduct the experiments on two heterogenous platforms: a laptop with
Intel Pentium Mobile processor facilitated with SpeedStepTM, running Windows and a
PDA with Intel XScale processor, running Window Mobile. Their consistent results
derived from the platforms enforce that our DVS schemes are applicable to different
configurations, regardless of the underlying hardware and the operating system.
The measurements on the laptop are conducted based on Quake II engine for several
reasons. It is a representative game that can be played on current, general purpose
portable devices without hardware accelerators, such as low-end laptops, PDAs and
mobile phones. The game engine of Quake II is the basis of other popular First Person
Shooter games. Here, we would like to clarify that a game engine is the reusable core
of a game applications. By adding details (which are often referred to as ”assets”) like
models, animation, sound and story to a game engine, a (concrete) game is derived.
Since our experimental results are based on Quake II, they immediately extend to other
First Person Shooter games (e.g., Heretic II (1998), SiN (1998), Kingpin: Life of Crime
(1999)) derived from the same game engine.
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In addition, the results and conclusions of Quake II on the laptop are in line with
Quake5 on the PDA. Quake is an earlier version of Quake II. The structure of Quake en-
gine involves the same game objects and the processing of game tasks follows the same
logic as Quake II. Unfortunately, the high computational workload by Quake II results
in unacceptable low frame rates on a PDA (less than 5 frames per second), thereby
deteriorated the game quality. Thus, in the thesis, we adopt portable Quake instead of
Quake II on the PDA without tampering comparability of results.
1.4 Organization of Thesis
The rest of the thesis is organized as follows. Chapter 2 reviews some prior work
of graphics workload characterization and DVS algorithms in video decoding applica-
tions. Chapter 3 presents a DVS scheme by using control theory. Chapter 4 introduces
a framework of workload characterization for game applications, followed by a DVS
scheme exploiting frame structure information. The exhibition of game frames with a
large degree of workload variability leads to a hybrid DVS scheme in Chapter 5. Chap-
ter 6 shows the results of our proposed DVS algorithms on different platforms – a laptop





In this chapter, we discuss some prior work on workload characterization of 3D graphics
and introduce the existing work of DVS techniques, mostly towards video decoding
applications, finally, the latest work on power management for 3D graphics.
2.1 Workload Characterization of 3D Graphics
Mitra and Chiueh [34] discussed the bandwidth and memory requirements of rasteriza-
tion workload in graphics hardware. First, they considered the bandwidth requirement
of geometry information transferred between the CPU and the graphics hardware, over
a high-speed system bus such as PCI. By demonstrating the variable requirements of
triangles, pixels, spans and pixelstamps in each frame in different stages of rasteri-
zation processing, they suggested sufficient FIFO buffers between different stages of
the pipeline are used to absorb the variation without introducing stalls. Second, they
discussed the behavior of memory access in rasterization and proposed to improve the
locality of frame buffer access by changing the pixel generation order during scan con-
version. For texture, they investigated the effect of texel block and caching to the effi-
ciency of texture memory access.
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Their work mainly investigates the bandwidth and memory requirements of rasteri-
zation on system architecture, thereby, presents some implications for graphics pipeline,
frame buffer design, texture memory management and system bus design. However,
they did not discuss the workload of game applications on the processor. Their impli-
cations are hardly applicable for DVS algorithms.
Wimmer and Wonka [52] considered graphics pipeline as a parallelled rendering
process, in which the CPU and the GPU perform tasks in parallel. Since the rendering
tasks on the GPU constitute the most important factors for the rendering time, they
proposed several heuristics to calculate the rendering time estimation functions.
The view-cell sampling method works for a view-cell based system, where a poten-
tially visible set (PVS) is stored for each view cell. For each view cell, they discretized
the set of view directions, randomly generated n views around each discretized direc-
tion and measured the rendering time for each view. The maximum rendering time of
the n sample views is used as an estimation for the total rendering time of the direction
and the view cell under consideration.
Another per-object sampling method estimates the rendering time of a set of objects
by adding the rendering time estimations of the individual objects. To estimate the
rendering time of a single object, they parameterized the rendering time estimation
function by three angles. The first angle is the angle between the two supporting lines
on the bounding sphere. This angle (which is related to the solid angle) is an estimate
for the size of the screen projection. The other two angles (for elevation) describe from
which direction the object is viewed. In a preprocess, they sampled this function using
a regular sampling scheme and stored the values in a lookup table together with the
object.
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Their sampling for each object rendered on the GPU incurs huge computational
overhead in their proposed per-object sampling method. The situation is deteriorated
when varying objects occur in the scene. Such overhead is prohibitive in interactive
applications such as games, as usually there are thousands of visible objects in game
scenes.
The most recent work of workload characterization was done by Mochocki et al.
[36, 37]. They discussed that quality factors of 3D graphics, such as resolution, LOD,
lighting model and texture models affect power consumption on portable devices. They
simplified graphics pipeline with a simulator and developed a signature buffer in the
simulator. From the signature buffer, they obtained specific parameters which imply
graphics workload: (i) average triangle area, (ii) triangle count, (iii) average triangle
height, and (iv) vertex count. These parameters are concatenated as a signature and
used to find a closest matching signature from a signature table. The corresponding
workload is read from the table as the predicted workload.
2.2 Dynamic Voltage and Frequency Scaling for Video
Applications
Recently, power management techniques with DVS for mobile devices have received
increasing research attention [31, 35, 40, 46, 55]. Those techniques exploit an impor-
tant characteristic of CMOS-based processors: the frequency scales almost linearly to
the voltage, and the power dissipated per cycle scales quadratically to the supply volt-
age and linearly to the frequency. DVS algorithms have been applied for a variety of
application scenarios, such as audio [7], digital signal processing applications [8].
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Specifically, lately there is a large body of existing work devoted to DVS algo-
rithms for video decoding applications. These work can be broadly classified into (i)
history-based approaches, by exploiting historical information of applications, (ii) con-
trol theory-based approaches, in which previous output of control system is fed back to
the system to adjust its performance, (iii) off-line meta-data approaches, by analyzing
pre-recorded sequences of video applications.
2.2.1 History-based Approaches
The basic history-based prediction is to monitor the system utilization of previous
uniform-length intervals, which is extrapolated as the voltage level for the next uniform-
length interval. This idea can be extended by weightedly averaging actual workload of
previously processed frames [15, 39].
Weighted Averaging
Weiser et al. [51] and Govil et al. [15] are among the first researchers who proposed
DVS algorithms in operating systems.
In 1994, Weiser et al. first proposed an interval-based DVS algorithm to monitor
CPU utilization constantly on a general purpose operating system. Processor frequency
and voltage are adjusted at the beginning of each interval according to the CPU utiliza-
tion of previous execution traces.
Govil et al. compared five DVS algorithms by assigning weights in different man-
ners in [15]. For instance, in their LONG SHORT algorithm, more weight is assigned to
short-term historical intervals than long-term historical intervals. Therefore, it attempts
to smooth behavior to a global average, but shows more concern for local peaks.
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Aydin et al. discussed a series of algorithms in [3, 4], which anticipated early com-
pletions of future execution by using the average-case workload information.
Pering et al. proposed a weighted averaging scheme in [39]. In their scheme, a
weighting factor α is used to filter out severe fluctuations of workload and achieve
smaller average prediction error. The estimated workload of next interval t+1 is defined
as Workloadavg(t + 1), which is predicted by extrapolating from actual and estimated
workload of interval t, shown as follows.
Workloadavg(0) = Workload(0) (2.1)




(1− α)τ ·Workload(t− τ) (2.3)
As Pering et al. examined DVS algorithms through trace-driven simulation. Grunwald
et al. further evaluated DVS policies through physical measurements [18].
Chandrasena et al. [9] incorporated the strengths of the conventional workload av-
eraging technique with the rate selection algorithm. System workloads are buffered to
estimate the CPU rate until the scaling factor matches the system quantized rates.
Averaging by Exploiting Frame Information
As introduced above, the weighted DVS algorithms smooth workload prediction de-
pending on global and local behaviors of applications. They could be further refined
by exploiting the frame information (e.g. frame type) of video decoding applications
[5, 11].
Bavier et al. proposed a workload predictor by concerning with frame type and size
of MPEG data in [5]. In their empirical study of MPEG data, they observed that there
23
is a linear model with least square algorithm (R2 = 0.97) between actual and predicted
workload. However, it is computational expensive to apply least square algorithm incre-
mentally for the applications. Therefore, they proposed a FRAME TYPE LEN predictor
to approximate the model. This predictor estimates processing frame time by averag-
ing frame time of previously processed frames with same type. At the same time, it
adjusts its prediction by taking into account the linear increment of cycles with num-
ber of bytes. Such foreknowledge about the linear model is used to eliminate those
misleadingly predicted points.
Choi et al. proposed a frame type-based workload averaging scheme in [11]. They
categorized processing steps of each type of video frames (i.e. I, P or B frame) into two
phases. The first phase includes IDCT and reconstruction steps, whose processing time
varies with frame type. Therefore, this phase is defined as frame-dependent (FD). The
second phase mainly involves dithering, whose processing time is constant regardless
of frame type as discussed in [42]. Hence, this phase is defined as frame-independent
(FI). In their DVS algorithm, the workload of FD phase for a specific frame type is
estimated by averaging actual workload of previously processed FD phases with same
type. The misprediction by averaging for FD phase is compensated by taking FI phase
into appropriate level of frequency.
Stochastic Model of Workload Distribution
There are some other work in DVS for video decoding applications, in which they pro-
file workload for a much longer duration, thereby, provide more insights on workload
distribution than the above introduced averaging approaches [31, 16, 17, 13].
Lorch and Smith estimated workload distribution in parametric and nonparametric
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methods in [31]. Based on the probability distribution of workload requirements, they
proposed an optimal scheduling for video decoding applications by assuming continu-
ous frequency scaling.
Gruian [16, 17] combined off-line and on-line scheduling at both task level and
task-set level. Stochastic data derived from previous task execution traces are used to
produce energy-efficient schedules. Multiple frequency levels may be assigned to a
single task.
Liu et al. [30] defined the available cycle function (ACF) and the required cycle
function (RCF) to capture the CPU workload of the real-time tasks. The values of these
two functions are derived from the parameters of the task set and the scheduling policy
used to dispatch the tasks of the system. In their experiments, the execution time of
each job is generated using a normal distribution. The functions capture the workload
envelope, thereby, derive the optimal clock speed between an upper bound and a lower
bound of processor cycles.
The history-based DVS algorithms estimate workload by exploiting historical informa-
tion (short-term or long-term). They are effective in applications such as video decoding
or audio, where workload exhibits rather less and small variations.
However, the underlying principle of these algorithms makes them inapplicable for
workload with a large degree of variability, such as game applications. Because these
algorithms cannot track workload variations, output quality of game applications with
fluctuant workload will be severely deteriorated.
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2.2.2 Control Theory Approaches
The control theory approaches bring in another element – control theory to DVS algo-
rithms for video decoding applications.
Feedback Control
The history-based approaches have been refined using control-theoretic feedback mech-
anisms. Some of control-theoretic mechanisms use the buffer occupancies as the pri-
mary input to the feedback controller [32, 33, 53, 54]. Some of work predict work-
load by exploiting proportional-integral-derivative (PID) controller for DVS scheduling
[47, 49, 58].
Lu et al. presented a feedback-control scheduling algorithm for DVS in [32, 33].





where T is the average delay for the frame, µ is the frame decoding rate and λ is
the frame arrival rate. The controller system is modelled by using first order Taylor
expansion about the desired decoding rate µ:
T (k + 1) = T (k)− T 20 ∗ (µ ∗ γ(k + 1)− µ ∗ γ(k)) (2.5)
where T0 is the user-specified delay and γ(k+1) is the frequency factor (a value between
0 and 1) at time k + 1. Based on the difference between the user-specified delay and
the actual average delay from the previous frames, the controller will produce a new
frequency factor, which is used to scale voltage/frequency.
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Wu et al. modelled multiple-clock-domain processors as queue system, in which
queue occupancies are used to trigger DVS algorithm [53, 54]. To be more specific,
their controller monitors two queue signals: the relative queue occupancy (qi − qref )
and the relative queue difference (qi − qi−1), where qi represents the queue occupancy
at the i-th sampling point, and qref is the target queue occupancy. The continuous-time











where f˙ is the time derivative of normalized frequency f (i.e. ∂f/∂t); q˙ is the time
derivative of queue occupancy; step is the step size of the frequency change triggered by
the queue signals; Tm0 and Tl0 are the basic time delays for the queue signals (qi−qref )
and (qi−qi−1) respectively; m and l are constants; h(f) is a function of f which is used
to take account of possible affects of f on the effective time delay.
Some researchers proposed PID controller for DVS scheduling in video decoding
applications. A PID controller consists of three different elements, namely, proportional
control, integral control and derivative control. The typical form of a PID implementa-
tion is expressed as follows:
y(t) = KP · x+KI ·
∫ t
0
(x− y)dt+KD · dx
dt
(2.7)
in which y is the output of the controller at time t, and x is the input at time t.
Stankovic et al. presented a scheduling paradigm by using feedback control in [47].
They chose PID controller as the basic feedback control technique in the scheduling.
The system deadline miss ratio MR(t), i.e. the percentage of tasks that miss their dead-
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lines at time t, was defined as the measured variable. MRs(t) = 0 was defined as the
set point, then error = MRs(t) −MR(t) = −MR(t). The PID controller computes
the control ∆CPU(t) in requested CPU utilization with the following formula:








∆CPU(t) > 0 means that the requested utilization should be increased, otherwise the
requested utilization should be decreased.
Varma et al. proposed a modified PID controller upon known DVS scheduling al-
gorithms in [49]. In their work, they defined the actual and predicted workload at n-th
interval as xn and yn. By applying the modified PID controller, they obtained the pre-
dicted workload yn+1 by using the previous m values of workload as follows:





+KD · (xn − xn−1) (2.9)
where KP , KI and KD are constants. Compared with Formula 2.7, the modified PID
controller is converted from continuous-time formulation to discrete formulation, by re-
placing the integral operation with a summation, replacing the derivative operation with
the difference between the current and the previous actual workload and eliminating the
feedback term y in the loop.
Zhu et al. proposed a EDF scheduling algorithm based on a PID controller in [58].
In their work, they predicted worse-case execution cycles CAij for the j-th job of a task
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Ti using the following discrete PID control formula:






²(t) +KD · ²(t)− ²(t−DW )
DW
(2.10)
CAi(j+1) = CAij +∆CAij (2.11)
where KP , KI and KD are proportional, integral and derivative coefficients, respec-
tively. ²(t) is the monitored error. IW and DW are tunable window sizes. The output
∆CAij is fed back to the system and is used to regulate the next anticipated value for
execution cycles.
Usually, the PID controller-based approaches adjust the system performance by peri-
odically feeding the output back to the system. In order to achieve rapid and accurate
response to the input, it is critical to select the appropriate set point and return the feed-
back to the system. To our knowledge, no existing PID controller-based DVS scheme
has been proposed targeted towards game applications. This thesis is the first time to
introduce the feedback control mechanism in the context of interactive games.
Adaptive Control
As more and more DVS algorithms are proposed to save energy, some people suggested
DVS algorithms should be integrated with hardware adaptation. As we know, the exe-
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cution time and energy equations are:





Energy = Power × Execution time (2.13)
= CV 2f
Instruction count





IPC is instruction per cycle, f is frequency, V is the supply voltage and C is the ef-
fective capacitance. These equations suggest at least tow forms of hardware adaptation.
The first is DVS, the other is to adapt the architecture to reduce the effective capaci-
tance.
In [25, 26], they proposed two forms of adaptations – architectural adaptation and
DVS to reduce energy. Their algorithm 1 begins with by predicting the energy of each
instruction EPI of all possible hardware configurations (architecture and frequency)
using profiles of a single frame for a subset of the configures. Subsequently, before the
execution of each frame, the algorithm predicts the number of instructions with history-
based schemes. With the instruction count and EPI estimates, the algorithm chooses
the architecture and frequency combination that will consume the least energy and meet
the deadline for the next frame.
The integrated adaptive control algorithm has more efficiency than the feedback control
algorithm which applies DVS to save energy alone. However, their work assumed that
IPC was almost constant for different frames of the same type at a given frequency.
IPC of a frame is almost independent of clock frequency and the instruction count for
a given frame type varies slowly frame frame to frame, due to mostly smooth changes
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Algorithm 1 Adaptive Control
Profiling
1: For each architectural configuration and frame type: Measure IPCA and power PA.
2: For each hardware configuration define: Imax = Deadline× frequency × IPC.






1: Predict instruction count for the next frame of the same type using a history-based
predictor.
2: Choose the lowest EPI architecture that has Imax higher than the predicted instruc-
tion count.
in the amount of work per frame. Obviously, due to their assumption of smooth change
in application workload in control theory approach, the algorithms are inapplicable in
the fast-pace application with large fluctuations. This approach is hardly applicable in
interactive applications such as games, where the processing workload is unpredictable
because of the user behavior.
Optimal Control
Zhang et al. proposed an algorithm in [57], where the information about the task exe-
cution time distribution obtained by profiling similar recently executed tasks was used
to optimally procrastinate voltage increase as much as possible to minimize unneces-
sary energy expenditure. Assuming the workload distribution of a task S has been
binned in ascending order in term of the number of clock cycles {c1, c2, c3, ..., ck} and
their associated probabilities {p1, p2, p3, ..., pk}. To calculate a set of scheduling volt-
age V (S) = {V1, V2, ..., Vk} based on the workload distribution of S and deadline T by
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solving constrained optimization problem, they obtain:
V1 =
















j = 2, ..., k (2.17)
All calculations are done offline. At runtime, if the task finishes before its worst-
case execution time, a low power mode for the rest of period is set to minimize the
consumption. Following is their proposed algorithm 2 in the paper, where K is a system
constant.
Algorithm 2 Optimal Control
Offline
1: Given task S, deadline T , workload distribution {c1, c2, c3, ..., ck} and correspond-
ing probability {p1, p2, p3, ..., pk}.
2: Calculate optimal schedule V (S) = V1, V2, ..., Vk using equations 2.16 and 2.17.
Online
1: Intial voltage frequency(S): V = V1, f = KV1.
2: On number of clock cycles finished equal to ci−1, change voltage and frequency to:
V = Vi, f = KVi, i = 2, ..., k.
3: Upon task finish: set processor to low power mode until T .
4: Back to Step 1 for next task
Their assumption that the probability distribution of their cycle demands is stable or
changes slowly and smoothly does not hold for interactive applications as games.
2.2.3 Offline Approaches
Instead of directly estimating decoding workload of video frame during decoding phase,
Huang et al. proposed an idea to insert meta-data information into MPEG-2 bitstream
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during video encoding phase [24]. These meta-data is parsed while decoding, so that
the voltage/frequency is scaled accordingly to its pre-specified information.
To be more specific, in video decoding applications, three tasks predominately oc-
cupy most of processing workload: variable length decoding (VLD), inverse discrete
cosine transform (IDCT) and motion compensation (MC). In their paper, they identi-
fied that the workload of these tasks could be parameterized with known information.
As the VLD task involves Huffman decoding followed by run-length decoding, whose
workload is estimated by Huffman codes with the number of non-zero IDCT coeffi-
cients. It is calculated as follows:
nV LD = a · ncoeff + b (2.18)
where ncoeff is the number of non-zero IDCT coefficients, a and b are constants deter-
mined by processor microarchitecture and the VLD code.
The MC task performs functions with different input parameters, therefore, its work-
load is determined by the specific input parameters. These parameters include whether:
(i) Y 1 component’s x-dimension is HALF-PIXEL, (ii) Y component’s y-dimension is
HALF-PIXEL, (iii) U or V component’s x-dimension is HALF-PIXEL, (iv) U or V
component’s y-dimension is HALF-PIXEL, (v) forward or backward motion compen-
sation is required, and (vi) the motion compensation window size is 16× 8 or 16× 16.
By counting the number of functions with specific input parameters, the workload of
the MC can be accurately predicted.
The workload of IDCT could be approximated as a constant in an optimized algo-
rithm, as shown in [10, 14].
1Each frame in MPEG-2 is represented in YUV color space. See ISO MPEG-2 standard for details.
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By offline parsing video clips and obtaining the coefficients for each task (i.e. VLD
and MC), they estimated workload for each video microblock and stored in meta-data.
Such meta-data approaches analyze pre-stored video clips offline and insert estimated
workload into video frame. Obviously, it is impossible to extend these approach to
realtime interactive applications such as games.
2.3 Power Management for 3D Graphics
Mochocki et al. [36, 37] proposed a signature-based estimation for predicting 3D graph-
ics workload. In their simplified graphics simulator, they obtained specific parameters
which imply graphics workload: (i) average triangle area, (ii) triangle count, (iii) aver-
age triangle height, and (iv) vertex count. By table looking-up techniques, the workload
with the closest signature could be estimated.
Although their work investigates the application of DVS techniques for graphics ap-
plications, their graphics pipeline simulator used in the paper is customized for their
experiments. It could hardly represent the typical graphics applications, especially a
full-blown 3D game engine. The usage of signature tables would incur computational
cost and impact the prediction accuracy, especially for the applications where the sig-
natures exhibit big variability.
As discussed, a large number of paper on DVS algorithms for video decoding ap-
plication works on the assumption that the application workload exhibits larger simi-
larities. However, our results in the following chapters show that game workload has
different characteristics from video decoding workload. Furthermore, we observe that
game frames involve different types of objects, which contribute to the corresponding
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processing workload of frames.
To exploit the observed natures of game workload, in the thesis, we propose three
novel DVS schemes towards interactive gam applications. The first DVS scheme is
designed based on a PID controller, which periodically adjusts workload prediction by
responding to recent prediction errors. The second DVS scheme provides workload
prediction by parsing constituent objects in game frames, without the foreknowledge of
their historical behaviors. The above two DVS schemes work well for respective frame
sequences exhibiting different degrees of variability. To take advantage of both, we
propose a hybrid DVS scheme by combining two techniques. Our experiments show
that the hybrid DVS scheme achieves significant power saving with good output quality.
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Chapter 3
A Control Theory-based DVS Scheme
In this chapter, we propose a control theory-based DVS algorithm for interactive 3D
game applications running on battery-powered portable devices. Using this scheme, we
periodically adjust the game workload prediction based on the feedback from recent
prediction errors. Although such control-theoretic feedback mechanisms have been
widely applied to predict the workload of video decoding applications, they heavily rely
on estimating the queue lengths of video frame buffers. Given the interactive nature of
games – where game frames cannot be buffered – the control-theoretic DVS schemes
for video applications can no longer be applied. Our main contribution is to suitably
adapt these schemes for interactive games.
3.1 Introduction
Graphics-intensive game applications are now increasingly spilling over from high-end
desktops to mobile devices (e.g. PDAs, cell phones and portable game consoles) for
which battery-life is a major concern. This has resulted in a growing interest in power
management schemes specifically directed towards 3D graphics and game applications
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[23, 36, 37]. It is now well-established that such applications exhibit sufficient variabil-
ity in their workload for dynamic voltage scaling (DVS) algorithms to be meaningfully
applied [23, 29, 48]. Over the last few years, such algorithms have been very success-
fully applied to video encoding/decoding applications which are also computationally
expensive and where the workload associated with processing different frames can vary
significantly (for example, see [1, 11, 26, 56]). The basic principle behind most of
these algorithms is to predict the workload associated with processing a video frame
from the workloads of the previously decoded frames. The voltage/frequency of the
underlying processor is then scaled based on such history-based workload predictions.
This basic scheme has also been refined using control-theoretic feedback mechanisms,
where previous prediction errors are taken into account while estimating the workload
of a current frame [32, 41, 53, 54].
One of the primary differences between video processing and game applications is
the interactive nature of games. Whereas video frames can be buffered, buffering is not
possible in game applications where the content of a frame is dependent on the user
input. As a result, many of the control-theoretic feedback mechanisms that were devel-
oped for predicting the workload of video processing applications cannot be applied to
games. Such mechanisms use the various buffer occupancies as the primary input to the
feedback controller (e.g. see [53, 54]). Here, the buffer fill levels are used as clues on
the speed-balance between various processors or the processor and the output device.
The goal is to maintain such buffer fill levels at some predetermined constant level,
while running the processor at the lowest-possible frequency at all time. To achieve this
goal, the processor’s frequency has to be scaled in response to a time-varying workload
to ensure that the buffers in question do not underflow or overflow.
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Figure 3.1: Integrating DVS in a game loop.
In this chapter, we investigate the use of such control-theoretic feedback mecha-
nisms for dynamic voltage scaling for interactive 3D game applications. Such mech-
anisms have not yet been explored in the context of games, and more importantly,
the buffer-centric approaches for workload prediction cannot be applied in this con-
text. A high-level overview of our proposed scheme is shown in Figure 3.1. We use
a proportional-integral-derivative (PID) controller to predict the processing workload
of a game frame. Following standard control theory terminology [28], the predicted
processing workload of a frame is set as the measured variable and the actual workload
(obtained after rendering the frame) is considered to be the set point. The resulting pre-
diction error (i.e. the difference between the predicted and the actual workload) is fed
back to the PID controller and is used for predicting the workload of the next frame.
The second component of our scheme is the voltage/frequency scaling logic which takes
the predicted frame workload as input and decides whether the voltage/frequency of the
processor should be changed from its current level. Since scaling a processor’s volt-
age/frequency is associated with a certain overhead (which depends on the processor’s
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architecture, as well as the operating system running on top of it), very frequent volt-
age or frequency changes might not lead to optimal energy savings. Hence, the volt-
age/frequency scaling logic does not trigger a voltage/frequency switch in response to
every workload change, but does so when such a change appears to last over a slightly
longer duration. This is explained in further detail later in Section 6.1.
The rest of this chapter is organized as follows. Next section reviews the existing
work of control theory mechanisms in video decoding applications, followed by the
basics of PID controllers for close-loop systems in Section 3.3. In Section 3.4 we
design our PID controller for game applications and apply the PID controller into the
DVS scheme in Section 3.5. Finally we summarize this chapter in Section 3.6.
3.2 Control Theory in Video Applications
In [53, 54], Wu et al. modelled the buffers among multiple clock domains with queue
theory, the queue occupancy was used to regulate the processor frequency in their DVS
algorithm. Lu et al. presented a feedback-control scheduling algorithm for DVS in
[32, 33]. The video decoding applications is modelled with M/M/1 queue system.
The difference between the user-specified delay and the actual average delay is used to
balance the processor frequency.
However, there is no buffer in game applications as video applications. Therefore,
the control theory mechanisms which use the various buffer occupancies as the primary
input to the feedback controller are not applicable to game applications.
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3.3 PID Controller Basics
In this section, we describe a general proportional-integral-derivative (PID) controller
for close-loop systems with an emphasis on the aspects that are important for under-
standing our scheme.
Feedback control is one of the fundamental mechanisms for dynamic systems to
achieve equilibrium. In a feedback system, some variables – measured process vari-
ables, are monitored and measured by the feedback controller and compared to their
desired values – set points. The differences (errors) between the controlled variable
and the set point are fed back to the controller repeatedly. Corresponding system states
are usually adjusted according to the differences to let the system variables approximate
the set points as closely as possible.
A PID controller is a generic control loop feedback mechanism that is used to ad-
just system parameters based on the feedback from the recent error between a measured
process variable and a desired set point. The measured variable usually reaches its set
point and stabilizes within a short period. It involves three separate components – Pro-
portional Control, Integral Control and Derivative Control. The proportional control
determines the speed of the system in reacting to errors. The integral control is used
to determine the accuracy of the system based on recent errors. Finally, the derivative
control determines the system reaction based on the rate at which the error changes.
The PID feedback controller can be described in three major forms: the ideal form,
the discrete form and the parallel form. Although the discrete form is often used in
digital algorithms to keep tuning similar to electronic controllers, the parallel form is
the simplest one where each control element is given the same error input in parallel.
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The output of the controller is given by
Output(t) = Pcontrib + Icontrib +Dcontrib (3.1)
where Pcontrib, Icontrib and Dcontrib are the feedback contributors of the PID controller.







Dcontrib = D · d²(t)
dt
(3.4)
where ²(t) is defined as the difference between a measured variable and a desired set
point. Kp, I and D are the constants, which are defined as proportional gain, integral
gain and derivative gain respectively.
By tuning the values of these gains, the PID controller can provide individualized
control specific to process requirements involving error responsiveness, overshoot of
the set point and system oscillation.
A high proportional gain results in a large change in the controller’s output, given
a changed system error. In contrast, a small proportional gain results in a small system
response to a large system error, i.e., a less sensitive controller.
The integral contributor accelerates the movement of process towards set point and
eliminates the residual steady-state error that occurs with a proportional-alone con-
troller. However, since the integral contributor is responding to accumulated errors
from the past, it can cause the present value to overshoot the set point (i.e. cross over
the set point and then create a deviation in the other direction).
The derivative controller slows the rate at which the system output changes. Hence,
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it is used to reduce the magnitude of the overshoot produced by the integral contributor
and improve the controller stability. However, differentiation of an input error amplifies
noise in the error, and thus the derivative controller is highly sensitive to noise in the
error and can cause a process to become unstable, if the noise and the derivative gain
are sufficiently large.
3.4 PID Controller Design
Here, the goal is to predict the workload of a game frame before the frame is pro-
cessed/rendered. This is estimated to be the sum of the predicted workload of the pre-
vious frame and the output of the PID controller, which takes as input the prediction
errors of a certain number of previously processed frames. Towards this we select the
predicted workload ω¯i as the measured variable and the actual workload ωi as the set
point. The resulting error is periodically measured by the PID controller and is given
by ²(t) = ωi − ω¯i, where t is the time stamp of the i-th frame. The following discrete
PID controller formulation is used in our DVS scheme:





²(t) +D · ²(t)− ²(t− TD)
TD
(3.5)
ω¯i+1 = ω¯i +∆ω¯i (3.6)
As explained in Section 3.3, here Kp, I and D are the proportional, integral and deriva-
tive coefficients respectively. TI and TD are the tunable parameters of the controller.
In our scheme, TI is set to the frame interval, and hence,
∑
TI
²(t) is the sum of the
prediction errors from frame (i − TI) to frame i. TI is set to be 5 frames; hence, only
the errors from previous 5 frames contribute to the integral element. TD is set to be
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equal to the frame execution time and hence ²(t − TD) is the prediction error at time
t − TD. We restrict TD to be the execution time of the last one frame to ensure that
multiple feedback corrections do not affect one another. The output ∆ω¯i is fed back to
the controller and regulates the next estimated frame workload ω¯i+1.
3.4.1 Tuning PID Parameters
In our experiments, we observe that the selection of values impacts the prediction results
significantly. By manually tuning the parameters, we obtain the best prediction when
Kp = 0.5, I = 28 and D = 0.00001 for entire game play, however, the optimal values
of these parameters might vary from one game engine to the next (depending on the
variability of the workload).
Proportional Gain
Figure 3.2, 3.3, 3.4 and 3.5 show the workload prediction using the proposed PID
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Figure 3.2: Kp = 1, I = 28, and D = 0.00001. The mean absolute prediction error is
4× 106 cycles with standard deviation 2.5× 106.
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Figure 3.3: Kp = 0.7, I = 28, and D = 0.00001. The mean absolute prediction error
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Figure 3.4: Kp = 0.3, I = 28, and D = 0.00001. The mean absolute prediction error
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Figure 3.5: Kp = 0.1, I = 28, and D = 0.00001. The mean absolute prediction error
is 3.1× 106 cycles with standard deviation 2.1× 106.
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(see Figure 3.3 and Figure 3.2). In Figure 3.3, the mean prediction error is 3.4 × 106
cycles with standard deviation 2.7 × 106. While in Figure 3.2, the mean absolute pre-
diction error goes up to 4× 106 with 2.5× 106 standard deviation.
In contrast, a smaller proportional parameter results in a slower response to input
errors in the controller as shown in Figure 3.5 and Figure 3.4, where the mean prediction
errors are 3×106 cycles with standard deviation 2.1×106. By compared with the result
shown in Figure 3.6 when Kp is set to 0.5, where the mean absolute prediction error
is 2.4 × 106 cycles with standard deviation 1.8 × 106, we notice the big improvement
when Kp is set to the optimal value.
Integral and Derivative Gains
Moreover, we compare the results of the PID controller-based predictors with fixed
Kp = 0.5 and D = 0.00001, while the integral parameter is set to different values such
as 25, 26, 27, 28, 29 and 30. We notice that the predictor gives the best result when
the integral parameter is set to 28. In the same manner, we manually tune the derivative
parameter to different values such as 0.000001, 0.00001, 0.0001, 0.001, 0.01 and 0.1,
coupled with Kp = 0.5 and I = 28. With the derivative parameter set to 0.00001, the
predictor provides better result than the others. Furthermore, we notice that there are
huge deviations from set points when the derivative parameter is sufficiently large (e.g.
0.1).
Impact of Proportional, Integral and Derivative Gains
Figure 3.7, 3.8 and 3.9 compare the workload prediction errors in cycles with the above
tested values of three parameters, respectively. Note that the PID controller produces






















 Frame resolution = 1024x768 pixels
Real
Predicted
Figure 3.6: Kp = 0.5, I = 28, and D = 0.00001. The mean absolute prediction error




















Kp of the PID controller
Figure 3.7: Impact of the proportional parameter Kp on frame workload prediction





















I of the PID controller
Figure 3.8: Impact of the integral parameter I on frame workload prediction (errors in




















lg(D) of the PID controller
Figure 3.9: Impact of the derivative parameter D on frame workload prediction (errors
in processor cycles), using the PID controller-based scheme.
the absolute prediction error is as high as 4 × 106 cycles when Kp is set to 1, while its
error drops to 2.4 × 106 with kp = 0.5, I = 28 and D = 0.00001. Figure 3.8 shows
that the prediction error drops from 3.4 × 106 cycles with I = 30 to 2.4 × 106 with
kp = 0.5, I = 28 and D = 0.00001. In Figure 3.9, the prediction error comes up to
3.4 × 106 cycles when D = 0.01, compared with prediction error in 2.4 × 106 cycles
with the optimal values.
3.4.2 Applying to a Different Demo File
We investigate that the optimal values selected based on one demo file could be applied
to a different demo file from the same game engine, as they exhibit the similar degree of
workload variability. In this section, we observe that the PID controller-based scheme
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with the same optimal values of these parameters (i.e. Kp = 0.5, I = 28 and D =
0.00001) consistently achieves the best prediction, when applied to a different Quake II
demo file from the above.
Proportional Gain
Figure 3.11, 3.12, 3.13 and 3.14 show the workload prediction using the proposed
PID controller-based predictors with unchanged I and D, while Kp is set to 1, 0.7, 0.3
and 0.1 respectively. Figure 3.10 shows the best prediction when Kp is set to 0.5. where
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Figure 3.10: Apply Kp = 0.5, I = 28, and D = 0.00001 to a different demo file. The
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Figure 3.11: Apply Kp = 1, I = 28, and D = 0.00001 to a different demo file. The
mean absolute prediction error is 4.2× 106 cycles with standard deviation 2.9× 106.
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Notice that the controller becomes unstable (see Figure 3.12 and Figure 3.11), if
the proportional parameter is too large (Kp = 0.7 and Kp = 1). In Figure 3.12, the
mean prediction error comes up to 3.3×106 cycles. While it becomes even worse when
Kp = 1 as shown in Figure 3.11.
While the controller becomes less sensitive to input error with a smaller proportional
parameter (Kp = 0.1 and Kp = 0.3), as shown in Figure 3.14 and Figure 3.13, where
the mean prediction errors are 3.8× 106 and 2.7× 106 cycles.
Integral and Derivative Gains
We apply the optimal value of the integral parameter (I = 28) to the different demo file,
with fixed Kp = 0.5 and D = 0.00001. By compared with other settings such as 25,
26, 27, 29 and 30, we notice that the predictor gives the best result when the integral
parameter is set to 28. Similarly, we observe that the predictor provides better result
than the others, when the derivative parameter is set to 0.00001, coupled with Kp = 0.5
and I = 28.
Impact of Proportional, Integral and Derivative Gains
Figure 3.15, 3.16 and 3.17 compare the workload prediction errors in cycles, when Kp,
I and D are set to different values respectively. Note that the PID controller produces
the best prediction when Kp = 0.5, I = 28 and D = 0.00001. Figure 3.7 shows
that the prediction errors is up to 4.2 × 106 when Kp = 1, compared with 2.6 × 106
when kp = 0.5, I = 28 and D = 0.00001. Figure 3.8 shows that the prediction error
is 3.2 × 106 when I = 25, while it drops to 2.6 × 106 with the optimal values. In
Figure 3.9, the prediction error goes up to 3.9 × 106 with D = 0.01, compared with
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Figure 3.12: Apply Kp = 0.7, I = 28, and D = 0.00001 to a different demo file. The
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Figure 3.13: Apply Kp = 0.3, I = 28, and D = 0.00001 to a different demo file.The























 Frame resolution = 1024x768 pixels
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Figure 3.14: Apply Kp = 0.1, I = 28, and D = 0.00001 to a different demo file. The
mean absolute prediction error is 3.8× 106 cycles with standard deviation 2.8× 106.
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3.5 Workload Prediction
Figure 3.18 shows the various components of our DVS scheme. The value of the er-
ror ²(t) (obtained from previous frames) is used to compute the proportional, integral
and derivative elements. Finally, the sum of these elements is used to estimate the
workload of the current frame. This is followed by computing the voltage/frequency
of the processor based on the predicted frame workload and the target frame rate. The
processor’s voltage/frequency is then scaled based on a scaling logic, followed by the
rendering steps.
3.6 Summary
Although the control-theoretic feedback mechanisms have been previously applied to
video encoding/decoding applications, their use in games have not been explored be-
fore. In this chapter we proposed the PID controller-based DVS scheme for interactive
3D game applications. In this DVS scheme, the resulting prediction error between the
predicted and the actual workload is fed back to the PID controller and used to regulate
the workload prediction of next frame.
In Chapter 5 and Chapter 6, this scheme is compared to other workload prediction
schemes on different platforms (e.g. laptops and PDAs). It yields improvements in
terms of power saving as well as output quality, compared to history-based workload
prediction schemes – where the workload of a game frame is predicted by averaging the




















Kp of the PID controller
Figure 3.15: Impact of the proportional parameter Kp on frame workload prediction

















I of the PID controller
Figure 3.16: Impact of the integral parameter I on frame workload prediction (errors in



















lg(D) of the PID controller
Figure 3.17: Impact of the derivative parameter D on frame workload prediction (errors
in processor cycles), when applied to a different demo file.
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Figure 3.18: Overview of the PID-based DVS scheme.
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Chapter 4
A DVS Scheme by Exploiting Frame
Structure
In this chapter, we propose a novel DVS scheme that is specifically directed towards 3D
graphics-intensive interactive game applications running on battery-operated portable
devices. The key to this DVS scheme lies in parsing each game frame to estimate its
rendering workload and then using such an estimate to scale the voltage/frequency of
the underlying processor. The main novelty of this scheme stems from the fact that
game frames offer a rich variety of ”structural” information (e.g. number of brush and
alias models, texture information and light maps) which can be exploited to estimate
their processing workload. Although DVS has been extensively applied to video de-
coding applications, compressed video frames do not offer any information (beyond
the frame types – I, B or P) that can be used in a similar manner to estimate their pro-
cessing workload. As a result, DVS algorithms designed for video decoding mostly
rely on history-based mechanisms, where the workload of a frame is predicted from the
workloads of the previously-rendered frames.
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4.1 Introduction
Although DVS algorithms have been extensively applied to video encoding/decoding
applications (which have almost attained the status of the dining philosophers problem
in this domain) [38, 55, 56], their use in graphics-intensive games has not been suffi-
ciently explored so far. We initiate a study of this problem in [23] and observe that game
applications exhibit sufficient variability in their workload to meaningfully exploit DVS
schemes for power savings. Moreover, they offer the possibility of developing DVS al-
gorithms that better exploit the characteristics of game applications (compared to those
that have been developed for video decoding).
One can envisage partitioning a game play into multiple scenarios. Each scenario
can then be associated with a different power management policy – or in the simplest
case a fixed operating frequency level. However, our experiments suggest that it is
not possible to distinguish between workload variations across different scenarios, es-
pecially with reasonably simple scenario definitions (e.g. rooms). Figure 4.1 shows
the workload variation when a scenario is defined as a room. The segment from 5000
to 65000 millisecond demonstrates the workload distribution when the player was in
Room 1. The player kept changing his directions to face the different objects within this
room, thereby, the workload varies from 14 to 29 million cycles per frame. The player
moved from Room 1 and passed a short passage before he entered Room 2. While the
segment from 75000 to 135000 millisecond illustrates the workload variation for a dif-
ferent Room 2. Note that the game workload generated in Room 2 varies from 14 to 28
million cycles. The workload variations from Room 1 and Room 2 exhibit considerable
similarity. One could also define a scenario as a room viewed from a certain direction.





















 Frame resolution = 1024x768 pixels
Room 1 Room 2
Figure 4.1: Workload in different game scenarios exhibits considerable similarity.
Estimate frame workload using 
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Figure 4.2: DVS in a game loop.
distinguish them by their workload variations. In fact, we observe that game scenario
is constituted of multiple objects. More specifically, game frames are more ”struc-
tured” than video frames (which only contain the I, B, or P frame-type information).
The workload associated with processing a game frame depends on the contents of the
frame, or the constituent objects, which can be easily determined by parsing the frame.
Similar conclusions were also arrived at in [36, 37] for workload characterization of a
3D graphics processing pipeline.
Hence, in this chapter, we propose a workload prediction and DVS scheme by ex-
ploiting such frame structure. Instead of predicting the workload associated with pro-
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cessing a game frame from the history of previously-processed frames – as done with
video decoding applications – we estimate this workload by parsing the game frame.
The main novelty of our scheme stems from the observation that game frames offer a
rich variety of structural information which can be used to predict their workload or
processor cycle requirements.
An overview of this scheme is shown in Figure 4.2. The ”voltage/frequency scal-
ing logic” is used to decide whether the voltage/frequency of the processor is to be
changed from its current level based on the workload estimation. Since scaling the
voltage/frequency of a processor involves a certain overhead – which depends on the
processor’s architecture as well as the underlying operating system – it might not be
meaningful to switch the voltage and frequency in response to every workload change.
This is explained in further detail later in Section 6.1. It may be noted that this scheme of
parsing a frame to estimate its processing workload cannot be applied to video frames,
which offer no structural information beyond the frame type (i.e. I, B or P).
The rest of this chapter is organized as follows. In the next section we give a brief
overview of game workload and game maps. In Section 4.3, we introduce our frame-
work of game workload characterization, followed by our workload prediction scheme
using frame structures in Section 4.4. We summarize this chapter in Section 4.5.
4.2 Preliminaries
In this section, we introduce the corresponding processing workload for the important













Figure 4.3: Corresponding workload associated with steps in processing a game frame.
4.2.1 Game Workload
As mentioned in Section 1.1, a game engine is designed to sequentially execute the
computing and rendering tasks. For each frame, the engine polls the user’s input and
passes it over to the computing subsystems responsible for collision detection, AI, par-
ticle simulation etc. These subsystems compute new locations and appearances of the
visible objects based on the user input. We refer to the resulting workload as the com-
putation workload. The results of these computations are passed to the rendering task,
which renders all the visible objects in the current frame and displays them on the
screen. A significant component of this rendering task involves rasterizing objects on
the screen. From this point on, we are primarily concerned with this rasterization com-
ponent of the rendering task. Henceforth, we define the workload resulting from the
rasterization task as the rasterization workload. Figure 4.3 illustrates the workload to-
wards different tasks in a frame. As most of available mobile devices (e.g. low-end
laptops, PDAs) do not support hardware accelerators, all tasks – including geometry
processing, rasterization and texture processing – are performed on the CPU.
As observed, the total processing workload has a clear correspondence with the
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complexity of game scene. Moreover, we notice that the rasterization workload of a
frame clearly has a direct correspondence with the objects that are contained in the
frame. In other words, it depends on the ”complexity” of the scene to be rendered.
4.2.2 Game Maps
Before proceeding further, we will need to understand what a game map (also referred
to as a level) is. The storyline of a game can be considered to progress from one location
(or level) to the next, where each of these locations is represented using a game map.
Examples of game maps might be cities, buildings, rooms and corridors. Intuitively,
a game map may be considered to be a data structure which stores all the objects and
characters in the scenario represented by the map. Snapshots of three different game
maps from Quake II, called Outer Base, Installation and Command Center are shown
in Figures 4.4(a), 4.4(b) and 4.4(c) respectively. The game map Installation is used in
the default demo.
A commonly used data structure to represent a game map is a Binary Space Par-
tition (BSP) tree [50]. A BSP tree represents a recursive, hierarchical partitioning or
subdivision of space into convex subspaces. The BSP tree is constructed by partition-
ing a space using a hyperplane, with the resulting partitions being further partitioned by
recursively applying the same procedure. For each leaf in the BSP tree, a set of leaves
that are visible from this leaf are calculated and updated as the game is played. This set
is referred to as the Potentially Visible Set (PVS). In addition, the BSP tree also records
information related to texture and lighting. Both the computation and the rendering






Figure 4.4: Game maps.
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In Quake-serial engines, a game map is divided into convex regions, forming the
leaves of the BSP tree. To render a game map, the BSP tree is traversed to determine the
leaf in which the camera is located. Once this leaf is identified, the PVS associated with
this leaf lists the potentially visible leaves from this camera location1. The bounding
boxes of these leaves are then used to quickly cull leaves from the PVS that are not
within the viewing frustum. The remaining leaves are then passed to the subsequent
rendering tasks, which include matrix transformations on the data and the rasterizing of



















 Processor frequency = 1400 MHz,  Frame resolution = 1024x768 pixels
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Processor cycles (x106) 
 Frame resolution = 1024x768 pixels
Figure 4.7: Linear correlation between rasterization and total processing workload of a
frame.
As mentioned in Section 4.2.1, both the rasterization workload and the total game
workload of a frame clearly have direct correspondences with the objects that are con-
tained in the frame. Figure 4.5 and 4.6 show how these two workload changes with
time. Note that the fluctuations in the processor cycle demands in Figures 4.5 and 4.6
are highly correlated. Figure 4.7 shows the correlation between these two workloads,
with the horizontal axis denoting the rasterization workload. Further, our measurements
show that the rasterization workload constitutes approximately 75% of the total work-
load generated in processing a frame. From such observations, we believe that one can
predict the total processing workload to reasonable accuracy if one can estimate the
rasterization workload.
The rest of this section shows how the rasterization workload can be predicted. We
propose a workload characterization in which the workload associated with rasterizing
a frame depends on the constituting objects – which is specified as primitives. Our
experimental results show that for Quake II, the types of primitives that predominately

























Number of polygons 
 Processor frequency = 1400 MHz, Frame resolution = 1024x768 pixels(a) Workload for a brush model versus the number of polygons constituting the






















Number of polygons 
 Processor frequency = 1400 MHz, Frame resolution = 1024x768 pixels(b) Workload for a brush model versus the number of polygons constituting the
brush model (Game Maps: Outer Base and Installation).
Figure 4.8: Brush model.
Brush models are 3D convex solids composed of polygons. Brush models are used
to construct the geometry of a game map and they define the ”world space” in which
players can move around. The workload resulting from rasterizing a frame will depend
on the number of brush models in the frame and also the types of these models. We
therefore parameterize a brush model using the number of polygons constituting it. To
identify the workload involved in rasterizing a brush model with a specified number
of polygons, we collect the number of polygons constituting each brush model and the
number of processor cycles involved in rasterizing them.
Our results obtained from the replay of a demo using the game map Command
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Center are shown in Figure 4.4(c). Figure 4.8(a) shows that the number of processor
cycles required to rasterize a brush model increases almost linearly with the number of
polygons in it, which indicates that the rasterization workload of brush model can be
predicted based on the relationship with the number of constituting polygons. Let us
assume that c(n) is the number of processor cycles requires to rasterize any one brush
model with n polygons. Then c(n) is calculated by the above-mentioned correlation.
To compute the rasterization workload for all brush models in a frame, let us assume
that B(n) is the number of brush models in this frame with n polygons. Then the total
rasterization workload for all the brush models in the frame is equal to
∑
n=1,...,∞ c(n)×
B(n) processor cycles (where ∞ is the maximum possible number of polygons in any
brush model).
To see if the relationship between the rasterization workload and the number of
polygons in a brush model holds for different game maps, we repeat the experiments
using other game maps as well. Figure 4.8(b) shows the workload involved in rasteriz-
ing brush models with different number of polygons from two other game maps, Outer
Base and Installation (see Figures 4.4(a) and 4.4(b)). Note that the number of process-
ing cycles for each polygon is consistent across the three game maps and the workload
involved in rasterizing brush models also increases linearly with the number of polygons
for the latter two game maps. It is known that different game maps may include differ-
ent brush models, however, different brush models all consist of polygons. Therefore,
the rasterization workload of brush models in different game maps is totally determined
by the rasterization of constituting polygons. Our results confirm that the relationship
between the rasterization workload of brush models and the number of polygons holds
across different game maps. Thus, we can predict the rasterization workload of brush
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Number of pixels 
 Processor frequency = 1400 MHz, Frame resolution = 1024x768 pixels(b) Workload involved in rasterizing alias models for different values of pixels
(Game Maps: Outer Base and Command Center).
Figure 4.9: Alias model.
Alias models are used to represent different entities in Quake II (such as monsters,
soldiers and weapons). Usually an alias model is composed of triangles. Since the
rasterization of triangles is done on the CPU instead of a graphics hardware, the number
of pixels constituting each triangle affects the CPU workload.
We characterize the rasterization workload of an alias model by the total number
of pixels rendered. This number can be obtained by summing up the area of triangles

















Number of alias models 
 Processor frequency = 1400 MHz, Frame resolution = 1024x768 pixels
Figure 4.10: Rasterization workload for alias models linearly scales to number of alias
models (Game Map: Installation).
different values of constituting pixels, we capture all models arising in different frames
along with their rasterization workloads.
Figure 4.9(a) shows the results for alias models with different pixels. This figure
shows that the rasterization workload of an alias model scales almost linearly with the
number of pixels. Similar to brush models, these results suggest that the rasterization
workload of alias models can be predicted based on its relationship with the number of
pixels of alias models.
It seems that these relationships are also consistent across game maps. Figure 4.9(b)
shows the workload involved in rasterizing alias models with different number of pixels
from two different game maps, Outer Base and Command Center. Note that the linear
relationships are consistent across the different game maps, which suggests that the ras-
terization workload of alias models can be predicted based on the relationship with the
number of pixels from a different game map. It can be explained that the rasterization
of constituting pixels determines the rasterization of alias models regardless of game
maps, although different game maps may contain different alias models.
From Figure 4.10, note that when multiple alias models with these pixels occurred
in a frame, their rasterization workload almost linearly scales with the number of alias
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models. The same linear relationship also holds for alias models with different number
of pixels and for different game maps. This case is therefore similar to brush models
whose workload is parameterized using the number of polygons. The workload in-
volved in rasterizing all alias models in a frame can be therefore calculated from the
workloads of different alias models (i.e. models having different number of pixels) oc-


















Number of surfaces 
 Processor frequency = 1400 MHz, Frame resolution = 1024x768 pixels(a) Rasterization workload for textures versus the number of surfaces constitut-




















Number of surfaces 
 Processor frequency = 1400 MHz, Frame resolution = 1024x768 pixels(b) Rasterization workload for textures versus the number of surfaces constitut-
ing the textures (Game Maps: Outer Base and Installation).
Figure 4.11: Texture.
Textures are the 2D images applied to the face of brush models to give them the
appearance of real surfaces. For instance, concrete slabs, brick walls and metal plates.
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Textures are typically composed of multiple surfaces. We therefore characterize the
rasterization workload of textures in terms of the number of surfaces constituting them.
As in the case of brush models, we capture the textures arising from a sample
game play and plot their rasterization workload versus their number of surfaces in Fig-
ure 4.11(a). In this case we find that the rasterization workload increases almost linearly
with the number of surfaces in textures. This observation implies that the rasterization
workload of textures could be predicted from the number of constituting surfaces.
Again, Figure 4.11(b) shows the rasterization workload of textures against the num-
ber of surfaces in two different game maps, Outer Base and Installation. Note that the
correlations are consistent across different game maps. This implies that the correlation
from a game map could be applied to predict the rasterization workload of textures in a
different game map.
4.3.4 Light Map
Light maps are used to store pre-calculated lighting information for different scenes in
a game. Static light maps in Quake II are low resolution bitmaps which are rendered
as multiple surfaces. Hence, the workload involved in rasterizing light maps is already
included in the workload resulting from rasterizing textures. Therefore it need not be
accounted for separately.
4.3.5 Particles
Particles are often used to model small debris resulting from gun shots hitting a tar-
get. They are usually generated as a set of 3D points. Thus, the number of pixels of
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Number of pixels 
 Processor frequency = 1400 MHz, Frame resolution = 1024x768 pixels(b) Rasterization workload for particles versus the number of pixels (Game
Maps: Outer Base and Installation).
Figure 4.12: Particles.
load scales almost linearly with the number of pixels as shown in Figure 4.12(a), and
the scaling factor again remains consistent across game maps (Outer Base and Instal-
lation), as shown in Figure 4.12(b). These observations imply that the rasterization
workload of particles could be predicted by the number of constituting pixels. The cor-
relation between the rasterization workload and the number of pixels of particles could
be applied across the different game maps.
The contributions of the abovementioned five types of primitives to the rasterization
workload are summarized in Figure 4.13 (the workload resulting from light maps is not
shows for reasons already described). Rasterizing textures and light maps is clearly the


























Processor frequency = 1400 MHz, Frame resolution = 1024x768 pixels
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Figure 4.13: Contributions of the different objects in a frame towards the rasterization
workload.
models are also responsible for a small fraction (almost negligible) of the rasterization
workload. These models are often used to represent dust particles or special effects like
sparkles.
4.3.6 Correlation Functions
While computing, or rather predicting, the rasterization workload of the different prim-
itives constituting a frame, several correlations between the rasterization workload of
each type of primitives and their detailed constitution need to be computed. We observe
that a (nearly) linear correlation for most of the primitives such as brush model, alias
model, texture and particles, as shown in Figure 4.14, where the workload increases
along with the detailed constitution of each type of primitives.
We generate the correlation coefficients with linear regression models in Matlab
fitting toolkit 2. Table 4.1 summarizes the coefficients of each linear function f(x) =
x · p1 + p2 for brush model, alias model, texture, particles and game frame, where
x is the detailed constitution and f(x) is the corresponding workload in processing
cycles, p1 and p2 are two coefficients of the linear function. In the proposed DVS
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Number of pixels 
 Frame resolution = 1024x768 pixels(d) Rasterization workload correlates with number of pixels of particles.
Figure 4.14: Linear correlations of individual primitives - brush model, alias model,
texture and particles.
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to compute the corresponding workload once the detailed constitution of each primitive
is obtained. Furthermore, the correlation functions generated from one game map could
be extended to compute the corresponding workload in other game maps, on account of
consistently-consumed workload for detailed constitution of each type of primitives, as
aforementioned.
p1 p2
Brush model 2763 5.887× 104
Alias model 28.78 1.507× 105
Texture 5.848× 104 1.157× 107
Particles 60.2 1.136× 104
Game frame 1.024 4.714× 106
Table 4.1: Coefficients in the linear functions for Quake II (demo file: crusher.dm2).
4.4 Workload Prediction
In this section we describe the frame structure-based workload prediction scheme that
forms the basis of our DVS algorithm. It may be noted that a significant component of
the rendering task involves rasterizing objects on the screen. Our experimental results
suggest that the total workload generated from processing a frame is almost linearly
correlated with its rasterization workload, as shown in Figure 4.7. Hence, we predict
the total workload by estimating the rasterization workload of a frame.
4.4.1 Exploiting the Frame Structure
Figure 4.15 shows an overview of the proposed frame structure-based workload predic-
tion scheme. Note that it primarily consists of estimating the rasterization workload for
each frame. Towards this, we compute the number of occurrences of the different prim-
itives in a frame (e.g. brush models, alias models and particles) and multiply these with
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the workload involved in processing each of these primitives. This is possible because,
once again, the workload involved in processing all primitives of the same type almost
linearly scales with the number of primitives occurring in the frame. The workload cor-
responding to a single primitive of any given type is computed in an offline fashion. We
have experimentally verified this (nearly) linear correlation for most of the primitives
such as brush models, alias models, textures and particles. It may also be noted that the
workload corresponding to each of these primitives exhibits sufficient short-term vari-
ability, as shown in Figure 4.16. Hence, our proposed scheme performs significantly
better than history-based predictors even if they are applied individually to the different
primitive-types. In what follows, we describe our rasterization workload estimation in
further details.
For each frame, once the current view frustum is computed based on the user input,
the number of occurrences of the different primitives in the frame is estimated (e.g. the
number of brush models, alias models, etc.). Further, for each of these primitives, its
detailed constitution is also computed. For each brush model, this amounts to comput-
ing its number of constituent polygons. For each alias model it amounts to computing
its number of pixels, for each texture model its number of surfaces, and for each par-
ticle its number of pixels. Based on offline simulation, the workload associated with
each of the different primitives is parameterized by their constitution as elaborated in
Section 4.3.6. For example, these correlations include the workload associated with
processing an alias model with m pixels for different values of m. Let us assume that
c(m) is the number of processor cycles requires to rasterize any one alias model with
m polygons. Then c(m) is calculated by the above-mentioned correlation. To compute
the rasterization workload for all alias models in a frame, let us assume that B(m) is
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the number of alias models in this frame with m pixels. Then the total rasterization
workload for all the alias models in the frame is equal to
∑
m=1,...,∞ c(m)×B(m) pro-
cessor cycles (where ∞ is the maximum possible number of pixels in any alias model).
This procedure is followed for all the different primitives, with the exception of texture
models (which is explained below).
The abovementioned estimation process clearly has a computational overhead, which
turns out to be prohibitive in the case of textures. Textures are drawn on brush models
and hence their number of constituent surfaces cannot be determined unless the associ-
ated brush models are rasterized. However, rasterizing brush models solely for work-
load estimation purposes is prohibitively expensive. Hence, as shown in Figure 4.15,
the workload associated with rasterizing texture models in a frame is estimated using
a history-based prediction scheme. Although this is not as accurate as frame structure-
based predictions, this loss of accuracy is unavoidable. However, using frame structure-
based estimation, at least for the other primitives like brush models, alias models and
particles, reduces the overall error compared to using history-based predictors for all
the primitives. Further, this mix of two different estimation schemes results in a good
tradeoff between prediction accuracy and computational overhead.
4.5 Summary
In this chapter we proposed the frame structure-based DVS scheme targeted towards
graphics-intensive game applications. Using the proposed framework of workload char-
acterization, the rasterization workload of a frame is computed as the sum of the raster-
ization workload of its constituent primitives. The computed workload is then appro-
74
priately scaled to predict the total processing workload of the frame, which is used to
adjust the processor’s voltage and frequency.
We implemented our scheme on a Intel Pentium based laptop running Windows XP
and a Intel XScale PDA running Window Mobile. Chapter 6 shows the attractive re-
sults in energy saving and output quality, compared to known DVS algorithm that were
developed for video decoding applications.
Further, we explore the possibilities of designing hybrid workload predictors that
combine the PID controller-based (which has lower prediction overhead) and the pro-
posed frame structure-based predictors in the following chapter.
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 Frame resolution = 1024x768 pixels(d) Workload of particles.
Figure 4.16: Rasterization workload variations for individual primitives – brush model,
alias model, texture and particles.
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Chapter 5
A Hybrid DVS Scheme
In this chapter, we propose a novel DVS scheme based on an accurate prediction of
the rendering workload of a current game scene. Based on the observation that there
exist two types of workload variations in First Person Shooter games such as Quake II,
we compute the voltage/frequency setting for any game scene using a hybrid combina-
tion of two different techniques: (i) adjusting the workload prediction using a control-
theoretical feedback mechanism, and (ii) analyzing the graphical objects in the current
game scene by parsing the corresponding frame. In our experiments, we obtain signifi-
cant power savings while maintaining high frame rates.
5.1 Introduction
A game application, similar to a video decoder, runs in an infinite loop and processes
a sequence of game frames that have to be rendered and displayed on the screen. Our
proposed DVS algorithm for such applications is integrated into this game loop. The
critical step is to accurately predict the workload of a frame, which is followed by a
”voltage/frequency scaling logic” (that we describe in more detail later in this paper).
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Figure 5.1: DVS in a game loop.
An overview of this DVS algorithm is shown in Figure 5.1.
As introduced in Chapter 4, we develop the frame structure-based DVS algorithm in
which each game frame is parsed to identify its constituent objects, based on which the
workload associated with rendering the frame is estimated. This estimate, along with
the target frame rate is used to determine the frequency (and voltage) of the processor
running the game application.
Note that although our frame structure-based prediction works well (and outper-
forms control-theoretic prediction schemes) for game plays where the frame workload
exhibits sufficient variability, often there are sequences of frames with relatively con-
stant rendering workload. For such frames, control-theoretic prediction schemes happen
to perform better. To take advantage of both these schemes, in this chapter we propose
a hybrid workload prediction scheme, where we keep on switching between the two
schemes based on their relative performance.
In the hybrid workload prediction scheme, the workload associated with rendering
a game frame is roughly the sum of the workloads generated by processing the dif-
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ferent objects (e.g. brush models, alias models, etc.) constituting the frame. Each of
these workload components is estimated separately and then summed up to compute
the processing workload of a frame. Whenever the estimation error for any object type
is beyond a certain level, the scheme switches to a different prediction mode for that
object type. In other words, our hybrid scheme is applied at an object level rather than
at the frame level. Naturally, this leads to a more accurate workload prediction (albeit at
the cost of slightly higher computational overhead) compared to applying this scheme
at the frame level.
An illustrative example: Figure 5.2 shows the workload variation for the particles
object type in an excerpt from a game play, and the corresponding run of our workload
prediction scheme. The horizontal axis shows the time stamp of game frame in millisec-
ond. The workload is measured in terms of number of processor cycles. Note that the
first switch from the control-theoretic scheme to the frame structure-based prediction
scheme occurs at 92142 millisecond, when the real frame workload exhibits a signif-
icant increase from a flat profile. Once the profile again becomes relatively flat from
92585 millisecond, the relative performance of the frame structure-based scheme de-
grades and the scheme switches back to the control-theoretic scheme. The final change
from the control-theoretic to the frame structure-based scheme (at 92765 millisecond)
again occurs when the workload profile shows a relatively large dip. In summary, this
scheme keeps on switching between the two workload prediction schemes based on
their relative prediction errors. For a relatively flat workload profile, as seen in Fig-
ure 5.2, the prediction accuracy of the control-theoretic scheme dominates. Whenever
the workload profile exhibits a significant variation, the frame structure-based predic-





































Figure 5.2: Sample run of the hybrid scheme.
The rest of this chapter is organized as follows. In Section 5.2 we describe our hy-
brid workload prediction scheme, followed by an optimal control method in the hybrid
workload prediction in Section 5.3. Section 5.4 briefly explains other possible hybrid
schemes, apart from our hybrid workload prediction scheme in the thesis. We evaluate
the performance of our hybrid DVS scheme in Section 5.5 and finally we conclude in
Section 5.6.
5.2 Workload Prediction
In this section, we present our hybrid frame workload prediction which combines the
two techniques described in Chapter 3 and 4, i.e. (i) adjusting the workload prediction
using a control-theoretic feedback mechanism (viz. PID controller), and (ii) analyzing
the graphical objects in the current game scene by parsing the corresponding frame (viz.
the frame structure scheme).
5.2.1 Workload Variation
As we already discussed, game workload exhibits a large degree of variability. We have
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Figure 5.3: Workload prediction using a history-based predictor for a frame sequence
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Figure 5.4: Workload prediction using a PID controller-based predictor for a frame
sequence with relatively low workload variability.
we have investigated three different prediction schemes: (i) history-based predictors,
where the workload of a game frame is estimated to be the average of the workloads of
a certain number of previous frames, (ii) PID controller-based predictors (as described
in Chapter 3), and (iii) frame structure-based predictors (as described in Chapter 4). Our
results show that for frame sequences which exhibit relatively low workload variation,
the first two schemes outperform (iii). However, there also exists frame sequences with
high workload variability, and for such sequences a frame structure-based predictor is
certainly better. In fact, this observation is the main motivation behind devising a hybrid
workload prediction scheme.
Figure 5.3, 5.4 and 5.5 show comparisons of the three abovementioned schemes for
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Figure 5.5: Workload prediction using a frame structure-based predictor for a frame
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Figure 5.6: Workload prediction using a history + frame structure-based predictor for a
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Figure 5.7: Workload prediction using a PID controller + frame structure-based hybrid
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Figure 5.8: Workload prediction using a history-based predictor for a frame sequence
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Figure 5.9: Workload prediction using a PID controller-based predictor for a frame
sequence exhibiting high workload variability.
controller-based prediction scheme outperforms the other two, with the frame structure-
based predictor giving the worst result. Figure 5.6 and 5.7 show the performance of
two hybrid predictors, which are explained in the followings. Obviously, the two hybrid
schemes outperform the history-based, the PID controller and the frame structure-based
schemes for the sequence of frames with low variability.
Figure 5.8, 5.9 and 5.10 show the same comparisons of the history, PID controller,
and frame structure-based predictors for a sequence of frames exhibiting a high vari-
ability in their workload. It is easy to see that for this sequence of frames, the frame
structure-based predictor outperforms the first two. Figures 5.11 and 5.12 show the
performance of two hybrid predictors, which perform even better.
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Figure 5.10: Workload prediction using a frame structure-based predictor for a frame
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Figure 5.11: Workload prediction using a history + frame structure-based hybrid pre-
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Figure 5.12: Workload prediction using a PID controller + frame structure-based hybrid




















 Frame resolution = 1024x768 pixels
Real
Predicted
Figure 5.13: Workload prediction using a PID controller + frame structure-based hybrid
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Figure 5.14: Workload prediction using a PID controller + frame structure-based hybrid
predictor for alias models.
for brush models, alias models and particles with the hybrid scheme by combining the
PID controller-based and the frame structure-based techniques. Taking particles as an
example, we compare the prediction results with the history and the frame structure-
based prediction schemes (as shown in Figures 5.16 and 5.17), the proposed hybrid
scheme provides much better prediction for particles in Figure 5.15.
We describe the details of these two predictors in the following sections. Fig-
ure 5.18 summarizes the above observations. It shows how the relative prediction errors
of the different predictors change as the workload variability of a sequence of frames
increases. When the frame workload approaches to a relatively high variability, any pre-
dictors appeal to relatively larger workload prediction errors than their errors when the
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Figure 5.17: Workload prediction using a frame structure-based predictor for particles.
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load with a high variability, usually the frame structure-based predictor generates less
prediction error than the history/PID controller-based predictor. In contrast, in the case
of frame workload with a low variability, the history/PID controller-based predictor has

















Figure 5.18: Workload prediction error versus variability.
5.2.2 Prediction Mode Switching
Figure 5.19 shows an overview of our proposed hybrid workload prediction scheme. As
mentioned before, the total workload involved in processing a frame is made up of the
sum of the rasterization workloads of the different primitives that constitute the frame
and the workload associated with tasks such as collision detection, AI, simulation of
game physics and particle systems. Our prediction scheme estimates the rasterization
workload and scales it appropriately to obtain the total frame workload (which is almost
linearly proportional to the rasterization workload; see Section 4.4). Figure 5.19 shows
the workload estimation scheme for a single primitive type (e.g. brush models). The
same scheme is followed for other types of primitives (e.g. alias models, particles),
with the exception of textures. As explained in Section 4.4, the number of constituent
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surfaces of textures cannot be determined unless the associated brush models are ras-
terized. Hence, the estimation process by exploiting the frame structure turns out to
be prohibitive in the case of textures. In order to reduce the estimation overhead of
textures, we avoid repetitively rasterizing associated brush models by using a history-
based prediction scheme. Such mix of two different estimation schemes results in a
good tradeoff between prediction accuracy and computational overhead.
estimate frame workload by parsing 
frame (frame structure scheme)
estimate frame workload based 
on PID controller (PID scheme)
use estimation for processor 
voltage/frequency scaling logic
compute estimation error 
of frame structure scheme
compute estimation error of 
PID scheme
compute estimation error 
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Figure 5.19: Overview of the hybrid DVS algorithm.
In what follows, we describe how to switch between the two prediction schemes
(viz. the PID controller-based scheme and the frame structure-based scheme). First,
it should be noted that when the frame structure-based scheme is in use, the PID
controller-based scheme is also kept active, but its estimation result is not used for
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voltage/frequency scaling. This incurs a certain (negligible) computational overhead.
However, when the PID controller-based scheme is in use, the frame structure-based
predictor is switched off because it is computationally expensive. If the workload of
the last frame is estimated using the frame structure-based predictor, then our proposed
algorithm computes two prediction errors; one incurred by the frame structure-based
predictor and the other incurred by the PID controller. If the former error is larger than
the latter then a prediction mode switch is enabled (i.e. the scheme switches to the PID
controller-based predictor), otherwise the same predictor is retained.
On the other hand, if the PID controller is currently in use, the mode switching
decision is based on whether the prediction error for the last frame is greater than
a certain threshold error. However, this threshold error is not statically predefined,
but is constantly computed (or updated) at runtime. This threshold error depends on
the frames whose workload was last predicted using the frame structure-based pre-
dictor. Let these be the α-th to the β-th frames. In other words, α and β are such
that the workload of the (α − 1)-th and (β + 1)-th frames were predicted using the
PID controller-based predictor, and the workload of the α-th to the β-th frames were







β−α+1 ) + τ |
∑β
i=α (²i,o−²i,c)
β−α+1 |, where ²i,o and ²i,c denote the prediction er-
rors of the i-th frame as incurred by the frame structure-based and the PID controller-
based schemes respectively. The value of 0 < τ ≤ 1 has to be appropriately chosen.
With the PID controller currently in use, if the prediction error of a frame exceeds the
threshold error, then a mode switch is enabled.
Once again, note that this scheme is individually applied to all the different prim-
itives constituting a frame, except for textures, whose workload is always estimated
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using a PID controller-based scheme. The total estimated workload of a frame, along
with the desired frame rate is used to compute the target processor frequency, which
is then mapped onto a discrete voltage/frequency level that is supported by the proces-
sor. In summary, our hybrid predictor switches between two prediction schemes based
on their relative performance. Finally, it may be noted that the PID controller-based
predictor may be replaced by a simple history-based predictor (that is described in Sec-
tion 5.2.1) with everything else remaining the same. This would result in a history +
frame structure-based hybrid predictor.
5.3 Optimal PID Controller
As discussed above, the PID controller-based mode is evoked for frame workload with
a relatively low degree of variability. Notice that even in this mode, it is possible to
categorize the frames into different groups based on their workload variation (measured
by the standard deviation). In our experiments, whenever the workload prediction is
switched to the PID controller-based mode, we compute the standard deviations of real
workload in previous certain frames for each type of primitives. Their workload is
compared with the standard deviation thresholds and categorized into either medium
workload variation or flat workload variation.
Notice that the same process is individually executed for each type of primitives ex-
cept for textures, i.e., brush models, alias models and particles. For different categories
of workload variation, different sets of the proportional, integral and derivative param-
eters are adaptively applied to the predictor. The total estimated workload of a frame,
along with the desired frame rate is used to compute the target processor frequency,
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Figure 5.20: Workload transition for alias models in the optimal PID controller.
An illustrative example: Figure 5.20 shows the workload variation for the alias mod-
els in an excerpt from a game play, and the corresponding run of the optimal PID
controller in the hybrid workload prediction scheme. The horizontal axis shows the
time stamp of game frame in millisecond. The workload is measured in terms of num-
ber of processor cycles. Note that the hybrid prediction first switches from the frame
structure-based to the PID controller-based scheme, when the real frame workload ex-
hibits a decrease in variation from a fluctuant profile (at 26592 millisecond). Once the
profile again becomes relatively fluctuant from 27237 millisecond to the end, the rela-
tive performance of the PID controller-based scheme degrades and the scheme switches
back to the frame structure-based scheme.
Within the first phase with the PID controller-based scheme, we further differen-
tiate the frames into different workload variations which are indicated by either flat
or medium, according to their standard deviations. From 26592 to 26675 millisecond
and from 26982 to 27058 millisecond, the frame workload exhibits medium variation.
While from 26702 to 26945 and from 27108 to 27190 millisecond, the frame workload
exhibits flat variation as shown.
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[0, 0.1) [0.1, 0.3)
Alias model [0, 0.5) [0.5, 0.8)
Particles [0, 0.02) [0.02, 0.07)
Table 5.1: Standard deviation thresholds for different groups of workload variations.
5.3.1 Parameters
Table 5.1 shows the specified standard deviation thresholds of flat and medium workload
variations for brush models, alias models and particles. For brush models, the workload
with standard deviation below 0.1 million cycles is defined as flat and from 0.1 up to
0.3 million cycles is defined as medium. For alias models, the workload with standard
deviation below 0.5 million cycles is defined as flat and from 0.5 up to 0.8 million cycles
is defined as medium. While for particles, the workload with standard deviation below
0.02 million cycles is defined as flat and from 0.02 up to 0.07 million cycles is defined
as medium.
In order to obtain the optimal parameters of PID controller predictors for the speci-
fied medium and flat workload, we segment the long demo file and conduct the predic-
tion process for each segment. It is found that for a sequence of frames with medium
workload variation, the values of Kp = 0.5, I = 28 and 0.00001 work well. For a
sequence of frames with flat workload variation, the values change to Kp = 0.3, I = 28
and 0.01, by giving a less sensitive PID controller.
5.3.2 Results
Figure 5.21 shows the comparison of workload prediction by using an optimal PID
controller + frame structure-based hybrid predictor for a 4-second demo file. Note that
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the prediction with optimal PID controller in the hybrid scheme (Figure 5.21) does
not improve the result too much, compared with the hybrid without optimal controller
(Figure 5.12), as the workload shown in Figure 5.21 is rather fluctuant so that there are
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Figure 5.21: Workload prediction using an optimal PID controller + frame structure-
based hybrid predictor for a frame sequence exhibiting high workload variability.
In the case when there are more frames with a relative low workload variability, i.e.
as shown in Figure 5.22, the optimal PID controller in the hybrid prediction scheme
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Figure 5.22: Workload prediction using an optimal PID controller + frame structure-
based hybrid predictor for a frame sequence with relatively low workload variability.
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5.4 Discussion
In order to apply the optimal PID controller for each type of primitive objects, the
differentiation of workload variation is conducted based on the historical standard de-
viation, which does not capture the variation very well. In our experiments, we notice
that the impacts of different sets of PID parameters on each type of primitive objects
are not as noticeable as their impacts on total frame workload (as shown in Chapter 3),
as each type of objects contributes to part of the total workload. Although such optimal
PID controller provides better results for the frames with a low workload variability,
the 3D First Person Shooter games usually generate rather fluctuant workload. There-
fore, with such concerns and observations, in our following experiments, we keep using
the original hybrid scheme by combining the frame structure-based and the static PID
controller-based techniques.
As discussed so far, in our work, we apply the hybrid scheme to each type of primi-
tive objects. In other words, either the frame structure-based or the PID controller-based
mode is applied to each type of objects respectively, based on its relative prediction er-
ror. However, as shown in Figure 5.7 and Figure 5.12, the total workload of game frame
exhibits a large degree of variability. Instead of applying such sophisticated hybrid DVS
scheme to each type of objects, it is possible to take the game frame as a whole and ap-
ply either the frame structure-based or the PID controller-based mode to the entire game
frame, without explicitly taking into account of the workload variation of each type of
objects. In such hybrid scheme, the prediction overhead in the frame structure-based
mode will not be reduced, since this scheme still obtains the occurrences of each repre-
sentative objects in the game frame as usual.
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5.5 Prediction Accuracy and Overheads
In this section, we compare the performance of the following predictors in terms of the
overhead incurred and the prediction accuracy.
• History: The history-based predictor that estimates the workload of a frame
by averaging the actual workload of a certain number of previously processed
frames. Let ωi be actual workload of frame i, then the estimated workload of





l is the number of previous frames.
• PID controller: The PID controller-based predictor described in Chapter 3.
• Frame structure: The frame structure-based predictor described in Chap-
ter 4.
• Hybrid(history): The hybrid predictor that switches between History
and Frame structure predictors.
• Hybrid(control): The hybrid predictor that switches between PID controller
and Frame structure predictors.
5.5.1 Prediction Overhead
As one would expect, both History and PID controller incur negligible compu-
tational overheads. The Frame structure workload predictor is computationally
more expensive and incurs, on an average, 1.7 million processor cycles per frame on a
laptop with an Intel Pentium Mobile processor running Windows XP. Note from Fig-
ure 5.8 that the workload generated by processing a frame varies between 15 to 45 mil-
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lion cycles. Hence, the computational overhead incurred by the frame structure-based
predictor and its hybrid combinations is certainly within the feasible region.
5.5.2 Prediction Accuracy
Figure 5.8, 5.9, 5.10, 5.11 and 5.12 compare the different workload predictors against
the actual workload of a sequence of game frames. The excerpt shown in the figures is
generated from a 4 second demo file of Quake II (massive1.dm21) running on a laptop
with Windows XP. Each point in the figures corresponds to a frame and the horizontal
axis refers to the time stamp (in milliseconds) associated with each frame. The verti-
cal axis refers to the total processing workload of a frame in terms of the number of
processor cycles. It may be noted that the workload varies between 15 million cycles
to 45 million cycles per frame (and therefore offers the possibility of dynamic volt-
age/frequency scaling).
It it clear from this figure that our proposed hybrid schemes match the profile of the
actual frame workload more closely than the history, PID controller, or frame structure-
based predictors. To measure the incurred prediction error, we used two metrics: (i) the
absolute prediction error which is defined as the absolute difference in processor cycles
between the actual and predicted workloads, and (ii) the relative prediction error which
is defined as the ratio between the absolute prediction error and the actual workload.
Note that the errors in Figure 5.8 (i.e. using the History predictor) turn out to be 3.6
million cycles and 0.15 respectively. These errors drop to 1.2 million cycles and 0.05
respectively using our proposed Hybrid(control) scheme (see Figure 5.12).

























































(b) Relative prediction errors.
Figure 5.23: Comparison of prediction errors with different predictors.
predictors on the laptop. Note that our proposed Hybrid(control) predictor re-
sults in more than 60% improvement in prediction accuracy over a simple history-based
workload predictor.
Furthermore, our proposed Hybrid(control) predictor consistently achieves
the best prediction even for a longer demo file (160 second), when compared with
History and Frame structure predictors. Figure 5.24 and 5.25 compare the
cumulative distribution of absolute and relative prediction errors using different predic-
tors. Note that in Figure 5.24, 90% frames with Hybrid(control) have 2.7 million
cycles in absolute prediction error, while the absolute errors increase up to 5.5 and 4 mil-
lion cycles respectively for 90% frames with History and Frame structure pre-
dictors. Hence, Hybrid(control) provides much better prediction for the 160 sec-
ond demo file, compared with History and Frame structure. While History
and Frame structure have the comparable prediction errors, on account of the

































Figure 5.25: Distribution of relative prediction errors for a 160-second demo file.
5.6 Summary
We observed that the frame workload exhibits a larger degree of variability in game
applications. Furthermore, we investigated that the frame structure-based DVS scheme
works better than the history-based DVS scheme for frames with relatively high work-
load variability, while the latter works better for frames with relatively low workload
variability. Such observations motivate the hybrid DVS scheme for game applications
in this chapter.
The proposed hybrid DVS scheme switches prediction between the frame structure-
based and the PID controller-based modes based on their relative performance, for each
type of workload primitives (i.e. brush model, alias model, particles). Our evaluation
shows that this hybrid DVS scheme achieves significant improvement in prediction ac-




In this chapter, we introduce our design accounting for several systems and hardware
issues, in the implementation of our DVS schemes on multiple real platforms. Next,
we evaluate the performance of our proposed DVS schemes on simulation and real
platforms. Our results show that the hybrid DVS schemes achieves significant improve-
ments in terms of game quality and power saving.
6.1 Implementation Issues
As discussed before, the predicted workload for each frame is fed into a voltage/frequency
scaling logic, which takes into account several hardware and systems issues to decide
the voltage/frequency level of a processor for a current frame. In this section, we de-
scribe the voltage/frequency logic in detail.
Most processors support a fixed number of discrete operating frequency (and as-
sociated voltage) levels. From predicted workload of a game frame and the target
frame/display rate, the optimum operating frequency of the processor may be calcu-
lated. This calculated frequency needs to be mapped onto the discrete frequency levels
100
available on the processor in a conservative manner. Further, since scaling a processor’s
voltage/frequency is associated with a certain overhead – which depends on the proces-
sor’s microarchitecture and the OS running on top of it – it might not be meaningful to
switch the clock frequency at every possible game frame or workload change. Below
we address these issues in detail.
6.1.1 Frequency Mapping
A number of previously-proposed algorithms for DVS have assumed the processors
were facilitated with fine-granularity frequencies (e.g. [32, 45]). Lu etc. evaluated
their system using real workload of video decoding applications on a Compaq iPAQ
with a StrongArm SA-1100 processor in [32]. They assumed the processor supported
32 discrete levels in their simulation and claimed that the quantizing frequency scaling
factors into discrete levels had a negligible effect on performance since the transition
time was small compared to frame decoding time (40 millisecond). In [45], the authors
modelled the frequency scaling of XScale processor as 320 steps and modelled that of
Transmeta processor as 32 steps.
However, most voltage/frequency-scalable processors only support a fixed number
of discrete frequency levels. Hence, we have assumed that only a fixed number of
frequency levels are available and the computed optimum frequency is mapped onto
the next available higher frequency level. Such a conservative mapping satisfies the
workload demands of the game application, at the cost of less than ideal energy savings.
However, we have also conducted simulations where we assumed that the processor’s
frequency is continuously scalable. In Chapter 6 we present a comparison of the energy




As mentioned before, switching the frequency of a processor is associated with an over-
head which depends on the processor’s microarchitecture as well as the OS running on
top of it. Our experimental results suggest that for the same processor, this overhead
is higher in Windows XP compared to Linux. The average transition overhead in Win-
dows XP running on an Intel Pentium Mobile processor is 20 million cycles, i.e., the
overhead is 14 milliseconds with the operating frequency set to 1400 MHz.
Hence, to skip unnecessary frequency switches, we have used a lazy transition
mechanism. Instead of immediately switching the processor frequency whenever the
predicted workload of a game frame changes, we defer the switch to the immediate
next frame. For instance, if the estimated quantized frequency (i.e. the computed fre-
quency mapped to the frequency level available on the processor) for the current frame i
is different from the frequency associated with the previous frame i−1, then the switch-
ing decision is deferred to the next frame (i.e. frame i + 1). If the computed quantized
frequency of the (i + 1)-th frame is also different from the frequency of the (i − 1)-
th frame, then the frequency of the processor is changed to the frequency computed for
frame i+1, otherwise the operating frequency is kept unchanged. Such a lazy frequency
scaling is resilient to frequent frequency adaptations which might be unnecessary and
expensive.
Note that we defer the frequency scaling decision by only one frame. Our experi-
mental results suggest that for our setup this provides satisfactory results. However, if
in a different setting, the switching overhead is even higher, then it might be meaning-
ful to defer the switching decision by multiple frames. Finally, note that we switch the
operating frequency of the processor with the assumption that the voltage is automati-
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cally scaled accordingly (i.e. we do not explicitly control the operating voltage of the
processor).
6.2 Settings
We evaluate our proposed DVS scheme by integrating it with the Quake/Quake II game
engines running on a number of different platform settings: (i) on a laptop with an Intel
Pentium Mobile processor running Windows XP, (ii) on a PDA with an Intel XScale
processor running Window Mobile 5, (iii) using a discrete event simulator where the
processor has the same power consumption characteristics as in the laptop/PDA, but its
frequency transition overhead is assumed to be zero, and (iv) same as (iii) with the addi-
tional assumption that the processor’s frequency is continuously scalable. Settings (iii)
and (iv) are referred to as simu-disc (i.e. simulation with discrete frequency levels) and
simu-cont (simulation with continuous frequency levels) respectively. These two set-
tings represent ideal cases and the results obtained using them give an upper bound on
the energy savings that can be obtained using our scheme.
Our motivation behind using the Quake-serial game engines primarily stems from
the fact that it is a popular game that can be played on a variety of mobile devices
such as PDAs, mobile phones and laptops without additional graphics hardware. Fur-
ther, this game engine forms the core of a number of other First Person Shooter games
(e.g. Hexen II) and its software architecture is representative of those in many other
commercially-available games. Finally, the source codes of Quake and Quake II are
freely available, which allows for experimentation and appropriate modification.
To ensure reproducibility, we use pre-recorded demo files. Since these demo files
keep pre-recorded states and therefore they are not computed during playback, there is
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some difference in workload when compared to a real-time game play. However, we
verify that these differences are negligible and do not affect the conclusions derived
from this study. Finally, the game resolution on the laptop is set to 1024 × 768 pixels,
running in full-screen mode. Again, the conclusions derived from this setting also hold
for other resolutions, as verified by our experiments with running Quake at 240 × 320
pixels on the PDA. To ensure that the game process is not preempted by other processes,
it is set to the highest priority.
6.2.1 Laptop Settings
The laptop used for our experiments (with the 1400 MHz Intel Pentium Mobile pro-
cessor) is equipped with SpeedstepTM technology and had an ATI RadeonTM Mobility
Video card. The processor supported five different operating points with clock frequen-
cies of 1400, 1200, 1000, 800 and 600 MHz. For Pentium processors, the RDTSC1 (read
time-stamp counter) instruction is an excellent high-resolution, low-overhead mecha-
nism to collect execution requirements of tasks in terms of processor cycles. All pro-
cessor cycle counts on the laptop are measured using the RDTSC instruction that is
inserted into the Quake II source code.
We set the processor frequency by calling Windows APIs. ReadProcessorPwrScheme
and WriteProcessorPwrScheme are a pair of APIs to retrieve and write processor power
policy settings for the specified power scheme. The change of frequency does not affect
the current system power policy until SetActivePwrScheme is called with the index of
this power scheme.
All the power measurements are conducted by connecting this laptop to a National
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Figure 6.2: Processor frequency versus total system power consumption of the laptop.
Instruments PXI-4071 71
2
-digit Digital Multimeter. Figure 6.1 shows the setup used.
The laptop battery is removed and the system runs on the external DC power adapter.
The power cable of laptop is connected to the Multimeter. We collect the instantaneous
current c(t) and voltage v(t) supplied every 5 ms. The average power consumptions
over a duration of length T are calculated as
∑T
t=0(c(t)v(t)δt)/T , where δt is the sam-
pling interval (5 ms). Our estimated power consumptions therefore refer to the full
system power and not that of the processor alone. Figure 6.2 shows the total system
power consumption for the five different processor frequency levels on the laptop. Note
that this varies between 28.8 Watts and 22.1 Watts, which correspond to the processor
frequencies of 1400 MHz and 600 MHz respectively. Hence, the maximum possible
reduction in power consumption is upper bounded by 23%.
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6.2.2 PDA Settings
The PDA used for our experiments is a Dell Axim X51 with a 520 MHz Intel XScale
PXA270 processor and 64MB SDRAM. The processor supports six different operating
frequency points: 520, 416, 312, 208, 156 and 104 MHz. Unfortunately, the RDTSC
instruction is not supported by XScale processors and processor cycle counts cannot
be read by application programs. Hence, we use high-resolution and low-overhead
Windows APIs such as the QueryPerformanceCounter to retrieve the processor time
associated with different tasks. However, the results returned by these APIs become
unreliable especially when the operating frequency of the processor is changed at run-
time. To avoid these problems we, in addition, conduct experiments using a discrete
event simulator with the power characteristics measured from the PDA.
To estimate the power characteristics of the PDA, we measure the power consump-
tion of its CPU-core by connecting an iWave prototype PDA board2 to the National
Instruments PXI-4071 71
2
-digit Digital Multimeter (as we did with the laptop). The
iWave prototype board has the same processor as many regular PDAs (i.e. Intel XScale
PXA270) (see Figure 6.3). Furthermore, each component on the board (e.g. CPU-core,
LCD, wireless interface, etc.) can be hooked up to measuring instruments. Hence,
the measured CPU-core power consumption of the iWave board is used to estimate the
power characteristics of a regular PDA. Figure 6.5 shows the CPU-core power con-
sumptions for the six different frequencies on the PDA. Note that the power consump-
tion of the CPU-core varies between 0.4 to 0.13 Watt, corresponding to the frequency
range 520 - 104 MHz. Therefore, the maximum possible reduction in power consump-
tion is upper bounded by 68%. This clearly shows that DVS can achieve much better
2http://www.iwavesystems.com/
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power savings when the CPU-core of the PDA is considered in isolation, compared
to the maximum system-wide power savings that can be achieved for the laptop we
experiment with (which, as mentioned above, is 23%).
Figure 6.3: iWave prototype PDA board.
6.3 Results on the Laptop
We define two quality metrics that have been motivated by a study in [12]. This study
concluded that while frame rates higher than a pre-defined constant target frame rate
do not improve the overall gaming experience, lower than target frame rates severely
degrade the game quality. In our work, we define the target frame rate as Γ. Hence,
each frame has to be processed within 1/Γth of a second, which is set as the frame
deadline. The actual workload and predicted workload of frame i are defined as ωi and
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Figure 6.5: Processor frequency versus total system power consumption of the PDA.
ω¯i respectively. The required continuous processor frequency ζi is calculated by the
formula ζi = ω¯i × Γ. In the simu-cont setting, the resultant frame rate γi is calculated
by the formula γi = ζiωi . While in the simu-disc setting and the real platforms, the
continuous frequency has to be mapped to the next available discrete frequency ζ¯i. By
scaling the processor frequency to the mapped discrete frequency ζ¯i, the resultant frame
rate γi is calculated by the formula γi = ζ¯iωi .
Our first metric of game quality only measures the percentage of frames that miss
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their deadlines by the formula perc = 100 × κ
N
, where γ1, γ2, ... γκ are less than the
target frame rate Γ; N is the total number of frames. The second metric also takes into
account the magnitude of the missed deadlines (or the tardiness). It is computed by the
formula tardiness = 100×
∑ |Γ−γi|/Γ
N
, where i ∈ [1, κ].
We compare the performance of different DVS schemes: FIX (where the processor
is run at a constant frequency of 1400 MHz, i.e. no frequency scaling), History (DVS
with a history-based predictor), PID controller (DVS with the PID controller-
based predictor), Frame structure (DVS using the frame structure-based work-
load prediction scheme), Hybrid(history) (DVS with a hybrid combination of
history-based and the frame structure-based predictors), and Hybrid(control) (DVS
with our proposed hybrid combination of a PID controller-based predictor and a frame
structure-based predictor). For all our experiments on the laptop, we set the target
frame rate to 20 frames/second. Hence, each frame has to be processed within 1/20th
of a second, which is set as the frame deadline. We manually tune the PID controller pa-
rameters in PID controller and Hybrid(control) and obtain the best results
with Kp = 0.5, I = 28, and D = 0.00001 on the laptop.
Clearly, the energy consumption during a game play and the quality of the game are
mutually dependent on each other. Hence, to compare the different DVS schemes (i)
we fix the energy consumption and then measure the output quality resulting from the
different schemes, and (ii) we fix the output quality (e.g. all frames have to be processed
within their pre-specified deadline, which is equal to 1/20th of a second when the target
frame rate is 20 frames/sec) and measure the energy consumption resulting from the
different schemes.























































(b) Average tardiness of frames.
Figure 6.6: Comparison of game quality using different prediction schemes on a laptop
running WinXP (with the target frame deadline set to 1/20th of a second). The results
were collected for a 4 second game play (88000 to 92000 millisecond), which was
excerpted from a demo file in [43].
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power of History as the baseline in each setting. If the power consumption of other
scheme is higher than the baseline value, we tuned the pre-specified frame deadline
to slow down the processor frequency. The lower frequency consumes the less power
consumption, while the playing time for the same demo file keeps the same in game
application. Therefore, the energy of playing the same demo file with other scheme
is reduced. By this approach, we could guarantee the same power consumptions with
different predictors in each setting.
Similarly, in order to ensure none of frames misses its deadline, we tuned the pre-
specified frame deadline in the experiments. If the percentage of frames missing their
deadline is not zero, we tuned the pre-specified frame deadline to speed up the processor
frequency. The higher frequency provides more processing cycles for game workload,
thereby, reduces the percentage of frames missing their deadline.
Figure 6.6 shows the game quality for the different DVS schemes under the two
metrics outlined above. From this figure, it may be noted that under the average tar-
diness metric, our proposed Hybrid(control) scheme results in more than 72%
improvement over History on a laptop running Windows XP, for the same amount
of energy consumption. The results under the simulation setting (with the PDA power
characteristics) are even more attractive. In terms of power savings, compared to the
FIX scheme, our proposed Hybrid(control) scheme achieves up to 22% power
savings, where the upper bound on the savings, as mentioned before, is 23% on the lap-
top. Note that to match the target frame deadline, most of the frequencies computed for
the estimated frame workload approach the lowest possible frequency (i.e. 600 MHz)
on the laptop.

























































(b) Average tardiness of frames.
Figure 6.7: Comparison of game quality using the different prediction schemes on a
laptop running WinXP (with the target frame deadline set to 1/30th of a second). The
results were collected for a 4 second game play (88000 to 92000 millisecond), which
was excerpted from a demo file in [43].
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more processor cycles are required to speed up the game play. Therefore, the power sav-
ings from Hybrid(control) drops to 13% comparing with FIX. Finally, as shown
in Figure 6.7, the game quality obtained using the Hybrid(control) is consistently












































(b) Average tardiness of frames.
Figure 6.8: Comparison of game quality for a 160 second demo file in [43] on a laptop
running WinXP (with the target frame deadline set to 1/20th of a second).
We also evaluate the power consumptions resulting from the different DVS algo-
rithms on the laptop, when all the frames are required to meet their deadlines. We
observe that the power savings of Hybrid(control) over History on the laptop
are not as obvious as the improvements in quality as discussed above. This is primar-
ily because we consider the power consumption of the entire laptop and not the CPU
alone. As shown in Figure 6.2, only around 6% more power is consumed, even when
the frequency is scaled to one higher level on the laptop.
Figure 6.8 shows the game quality for the 160 second demo file using History
scheme, Frame structure scheme and Hybrid(control) scheme under the
two metrics outlined above. From this figure, it may be noted that under the average
tardiness metric, our proposed Hybrid(control) scheme results in more than 29%




















































(b) Average tardiness of frames.
Figure 6.9: Comparison of game quality for a 160 second demo file in [43] on a laptop
running WinXP (with the target frame deadline set to 1/30th of a second).
of energy consumption. In terms of power savings, compared to the FIX scheme, our
proposed Hybrid(control) scheme achieves up to 21% power savings, where the
upper bound on the savings, as mentioned before, is 23% on the laptop.
When the target frame deadline is reduced to 1/30th of a second (i.e. 30 frames/sec),
more processor cycles are required to speed up the game play. Therefore, the power
savings from Hybrid(control) drops to 12% comparing with FIX. Finally, as
shown in Figure 6.9, the game quality obtained using the Hybrid(control) results
in more than 46% improvement under the average tardiness metric, compared with
History.
6.4 Results on the PDA
In this section, we discuss the applicability of proposed schemes on a different plat-
form – a PDA. We investigate the framework of workload characterization (proposed
in Chapter 4) on the PDA. The results imply that the proposed frame structure-based
DVS scheme is extensible on the PDA. Furthermore, our experiments on the PDA show
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that game frames exhibit a large degree of workload variability, which indicate that the
proposed hybrid DVS scheme is also applicable on the PDA. By compared with the
other predictors in prediction accuracy on the PDA, the hybrid DVS scheme achieves
the best prediction. Finally, the results on the PDA demonstrate that our hybrid DVS
scheme outperforms the other DVS schemes in terms of the game quality and the power
saving.
6.4.1 Workload Characterization
In the experiments on the PDA, we study Quake engine instead of Quake II. The reason
is that the high computational workload generated by Quake II results in unacceptably
low frame rates (around 5 frames per second) on the PDA, thereby deteriorating the
game quality.
Fortunately, Quake engine is designed with similar architecture as Quake II, namely,
it processes the representative primitives in the same approach. Therefore, we charac-
terize the rasterization workload of individual primitives – brush model, alias model,
texture and particles with their detailed constitution and observe the correlations be-
tween the constitution and the corresponding rasterization workload for each type of
primitives, as shown in Figure 6.10. Figure 6.10(a) shows that the rasterization work-
load of brush model almost linearly scales to the number of constituent polygons. Fig-
ure 6.10(b) shows that the rasterization workload of alias model linearly scales to the
number of pixels. Figure 6.10(c) shows that the rasterization workload of texture al-
most linearly scales to the number of constituent surfaces. Figure 6.10(d) shows that
the rasterization workload of particles linearly scales to the number of pixels. Hence,
the respective rasterization workload of each type of primitives could be derived from
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 Frame resolution = 240x320 pixels(d) Rasterization workload correlates with number of pixels of particles.
Figure 6.10: Linear correlations of individual primitives - brush model, alias model,
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 Frame resolution = 240x320 pixels
Figure 6.11: Linear correlation between rasterization and total processing workload on
the PDA.
p1 p2
Brush model 9016 0
Alias model 3686 7.334× 105
Texture 4.291× 104 3.522× 106
Particles 6123 0
Game frame 1.154 1.451× 107
Table 6.1: Coefficients in the linear functions for Quake on the PDA.
Moreover, our experimental results suggest that the total workload generated from
processing a frame is almost linearly correlated with its rasterization workload. Hence,
we predict the total workload by estimating the rasterization workload of a frame. Fig-
ure 6.11 show the correlation between these two workload, with the horizontal axis
denoting the rasterization workload.
Similarly, we generate the coefficients of those linear correlations with linear re-
gression models in Table 6.1.
6.4.2 Workload Variations
The game workload exhibits a large degree of variability on the laptop, as shown in
Section 5.2. We observe the similar results on the PDA. Figure 6.12 illustrates the ras-



















































































 Frame resolution = 240x320 pixels(d) Workload of particles.
Figure 6.12: Rasterization workload exhibiting low variability for individual primitives



















































































 Frame resolution = 240x320 pixels(d) Workload of particles.
Figure 6.13: Rasterization workload exhibiting high variability for individual primitives
- brush model, alias model, texture, particles on the PDA.
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illustrates the rasterization workload for each type of primitives exhibiting high vari-
ability.
Figure 6.14 shows game workload varying from 50 to 75 million cycles per frame.
In contrast, Figure 6.15 shows the fluctuant game workload varying from 20 to 90 mil-
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 Frame resolution = 240x320 pixels
Figure 6.15: Processing workload exhibiting high variability on the PDA.
Such observations on the PDA are in line with those on the laptop, which motivates
the hybrid DVS scheme.
6.4.3 Prediction Accuracy
In Section 5.2, we have conducted the experiments to compare the performance of pre-
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Figure 6.16: Workload prediction using PID controller scheme on the PDA, for
a frame sequence exhibiting low workload variability.
low workload variation, the history-based, the PID controller-based predictors outper-
form the frame structure-based predictor. Our experiments on the PDA demonstrate the
same results. Figure 6.16 and 6.17 show the comparisons of the PID controller-based
and the frame structure-based predictors for a sequence of game frames with low vari-
ability respectively. Note that the PID controller-based prediction scheme surpasses the
frame structure-based predictor.
Figure 6.18, 6.19 and 6.20 show the comparisons of the history, PID controller
and frame structure-based predictors for a sequence of frames exhibiting high work-
load variability. It is easy to see that the frame structure-based predictor exceeds
the first two. Figure 6.21 and 6.22 show the performance of two hybrid predictors,
which match the profile of the actual frame workload more closely than the history,
PID controller, or frame structure-based predictors. Here, the workload varies between
20 million processor cycles and 90 million cycles per frame. The absolute and relative
errors in Figure 6.18 (i.e. using the History predictor) are 6.2 million cycles and
0.15 respectively. These errors drop to 2.5 million cycles and 0.06 respectively for the
Hybrid(control) predictor (see Figure 6.22).
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Figure 6.17: Workload prediction using Frame structure scheme on the PDA, for
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Figure 6.18: Workload prediction using History scheme on the PDA, for a frame
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Figure 6.19: Workload prediction using PID controller scheme on the PDA, for
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Figure 6.20: Workload prediction using Frame structure scheme on the PDA, for
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Figure 6.21: Workload prediction using Hybrid(history) scheme on the PDA, for
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Figure 6.22: Workload prediction using Hybrid(control) scheme on the PDA, for






























































(b) Relative prediction errors.
Figure 6.23: Comparison of prediction errors with different predictors on the PDA. The
results were collected for a 10 second game play, which was excerpted from a demo file
in [44].
predictors on the PDA. Notice that on the PDA, our proposed Hybrid(control)
predictor results in more than 60% improvement in prediction accuracy over a simple
history-based workload predictor.
6.4.4 Performance of DVS Schemes
On the PDA, the best results are obtained with Kp = 0.7, I = 50, and D = 0.00001 for
the target frame rate set to 5 frames/second. For the FIX scheme, the XScale processor
is run at a constant frequency of 520 MHz. Figure 6.24 shows the game quality under
the two metrics for the different DVS schemes on the PDA. Note that under the aver-
age tardiness metric, our proposed Hybrid(control) scheme leads to more than
100% quality improvement over History with the simu-cont setting for the same
power consumption. With the simu-disc setting, this drops to 95% improvement. Fi-
nally, compared to FIX, our scheme yields more than 35% and 25% improvements in
power savings with the simu-cont and simu-disc settings, where the upper bound on the



























































(b) Average tardiness of frames.
Figure 6.24: Comparison of game quality using different prediction schemes on a PDA
(with the target frame deadline set to 1/5th of a second). The results were collected for


































Figure 6.25: Normalized power consumption using the different prediction schemes
against FIX as a baseline on the PDA. The results were collected for a 10 second game
play, which was excerpted from a demo file in [44].
As shown in Figure 6.5, the CPU-core power consumption of each scheme is nor-
malized against FIX as a baseline. It exhibits a relatively large change as the proces-
sor frequency is scaled. Therefore, the power savings of Hybrid(control) over
History on the PDA are more significant than those on the laptop, when no frames
are allowed to miss their predefined deadlines. Figure 6.25 shows the CPU-core power
consumptions resulting from the different DVS algorithms using the simulation plat-
form with PDA power characteristics. Here, Hybrid(control) achieves 26% and
19% more CPU-core power savings than History under the simu-cont and simu-disc
settings respectively. simu-cont has more savings than simu-disc since we assume con-
tinuous frequency scaling and no frequency transition overhead (i.e. it represents an
ideal case, which results in an upper bound on the energy savings).
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6.5 Summary
In this chapter, we compared the performance of our proposed DVS schemes with
known history-based algorithms developed for video decoding applications, on the sim-
ulators and the real platforms. Our results indicate that there are significant improve-
ments of our proposed hybrid DVS scheme over the known algorithms in the game
quality. At the same time, it saves considerable power consumption, compared with a
scheme running the applications at a constant and full frequency.
Along with the evaluation on the laptop, we conducted the experiments on the dif-
ferent platform – the PDA. We characterized the workload primitives with their detail
constitution, i.e. the number of constituting polygons of brush model, the number of
constituting pixels of alias model, the number of pixels of texture, the number of con-
stituting pixels of particles. We observed that there are linear correlations between
workload primitives and their constitution on the PDA, even the resolution of the PDA
is different from the laptop. Therefore, those correlations are exploited to predict the
rasterization workload from the detailed constitution. By parsing game frame, we ob-
tained the constituent primitives, thereby, determined frame workload on the PDA.
Moreover, we observed the frame workload on the PDA exhibits a large degree
of variability, which explains why the proposed hybrid DVS scheme provides the best
prediction, compared with other predictors.
On the PDA facilitated with the different microarchitecture, the different operating
system and the different game resolution, we observed the consistent results of the
proposed DVS schemes on the PDA. Next, we further evaluate their performance in
game quality and power saving on the PDA. Even further improvement in the power
saving is achieved on the PDA, as we considered the power consumption of the CPU-
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In this thesis, we looked into several issues related to power management for interactive
3D games on portable devices. The power management techniques have already been
widely studied in the context of video decoding applications, which are computationally
expensive. However, these studies have mostly focused on scaling voltage/frequency of
a processor by predicting the workload associated with processing a video frame from
the workload of the previously decoded frames. The power management techniques
for interactive 3D games, on the other hand, exploit the unique natures of game appli-
cations and prolong game play with guaranteed game quality on portable devices. In
this context, the main results that we have obtained in this thesis can be summarized as
follows.
• We presented experimental results to identify the workload primitives, e.g. brush
model, alias model, texture and particles, which predominantly contribute to the raster-
ization workload of the First-Person-Shooter game – Quake. Since Quake belongs to
the genre of fast-pace action game without much artificial intelligence, the computation
workload is relatively smaller than the rasterization workload.
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We observed that the rasterization workload of each primitive varies accordingly to
the detailed constitution, i.e. the constituent polygons of brush model, the constituent
pixels of alias model, the constituent surfaces of texture and the constituent pixels of
particles. Therefore, we identified that there is correlation between the detailed consti-
tution and the rasterization workload of each type of primitives. Those correlations are
exploited to predict the rasterization workload from the detailed constitution in our pro-
posed DVS schemes. By parsing game frame, we obtained the constituent primitives,
thereby, determined frame workload.
• For the frame sequences exhibiting fluctuant workload, we proposed the frame
structure-based DVS scheme by exploiting the observed ”structure” information of game
frames. In contrast, we introduced the PID controller-based DVS scheme for the frame
sequences exhibiting flat workload, where this DVS scheme achieves better prediction
than the frame structure-based DVS scheme.
Motivated by the observation that game workload exhibits a large degree of vari-
ability, i.e. frame sequences with flat workload and frame sequences with fluctuant
workload, we presented the hybrid DVS scheme by switching between two techniques:
(i) adjusting workload prediction by the PID controller-based mechanism (viz. PID con-
troller), and (ii) analyzing the graphics objects in current game scene (viz. the frame
structure scheme).
• To investigate the influences of frequency mapping and frequency transition over-
head to the DVS schemes, we designed two simulators. The performance of our pro-
posed DVS schemes were evaluated on the simulators and the real platforms. From
the experiments, we observed that the hybrid DVS achieves significant improvement in
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the game quality, compared with known history-based DVS algorithms. At the same
time, it saves considerable power consumption, compared with a scheme running the
applications at a constant and full frequency.
The proposed DVS schemes were extended from the laptop to the different plat-
form – the PDA. With the different microarchitecture of underlying processor and the
different operating system on the PDA, we observed that the results on the PDA are
consistent with those obtained on the laptop. Moreover, we observed further improve-
ment in the power saving on the PDA, as the CPU-core of the PDA is considered in
isolation, compared to the maximum system-wide power savings that can be achieved
for the laptop.
All of the above results are derived from the data on the full-blown game engines on
the real platforms, which are interesting to system-level design of power management
techniques on mobile devices.
7.1 Future Work
Our work also gives rise to several open issues. A few of these have been listed below.
• The DVS schemes we proposed in the thesis consider power consumption of a pro-
cessor alone. As we know, there are other components (e.g. wireless interface, LCD,
backlight, etc.), which drain the battery largely on a portable device. For example, in the
context of multi-player online games, the wireless interface keeps signalling communi-
cation even when no real game data is transmitted. In such scenarios, it is interesting
to design intelligent power management techniques for the wireless interface. Further
work could be extended to integrate the power management techniques of the processor
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with the wireless interface or other components, such that the entire system consumes
as less power as possible for interactive game applications.
• To provide content-rich graphics applications like 3D games on portable devices,
the design community is moving towards multiprocessors to leverage application par-
allelism for higher performance. In [36, 37], they simulated the graphics rendering
pipeline with three processor elements and discussed the quality factors such as level of
detail and the resolution in graphics application. However, to date, no power manage-
ment techniques have been proposed for game application on multiprocessor architec-
ture. The possible future work in power-aware gaming on multiprocessor architecture
should partition whole game pipeline into different parts according to different work-
load characteristics of each partition. Each partition should be mapped to individual
processor and be executed in parallel or in sequence due to the data dependency. As the
consequence of partitioning games on multiple processors, it will be important to de-
sign power management techniques for individual processor and to adapt bus frequency
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